Digital phase locked loop

Details Digital phase locked loop Digital phase locked loop

2007-08-20

2010-06-15

Bocure, Tesfaldet (Department: 2611)

Pulse or digital communications

Receivers

Angle modulation

C375S327000, C375S355000

Reexamination Certificate

active

07738600

ABSTRACT:
Digital communication signals that encode information in the phase may be susceptible to phase error from many sources. A device corrects for carrier and sampling phase errors, as well as additive phase noise. A digital phase locked loop simultaneously tracks the carrier phase error and the sampling phase error, and corrects the signal in the frequency domain. The device may use the sampling phase error to advance or delay the sampling window used to convert the signal from the time domain to the frequency domain.

REFERENCES:
patent: 4079329 (1978-03-01), England et al.
patent: 4234957 (1980-11-01), Tracey et al.
patent: 5047705 (1991-09-01), Kishi
patent: 5282228 (1994-01-01), Scott et al.
patent: 5521939 (1996-05-01), Miyachi et al.
patent: 5581579 (1996-12-01), Lin et al.
patent: 5870438 (1999-02-01), Olafsson
patent: 5933454 (1999-08-01), Cioffi
patent: 6256485 (2001-07-01), Heard
patent: 6463105 (2002-10-01), Ramesh
patent: 6473438 (2002-10-01), Cioffi et al.
patent: 6628738 (2003-09-01), Peeters et al.
patent: 6633621 (2003-10-01), Bishop et al.
patent: 6771713 (2004-08-01), Lui et al.
patent: 6847693 (2005-01-01), Strait
patent: 6891792 (2005-05-01), Cimini, Jr. et al.
patent: 7092458 (2006-08-01), Chan et al.
patent: 7272175 (2007-09-01), Kim et al.
patent: 2002/0094052 (2002-07-01), Staszewski et al.
patent: 2003/0026332 (2003-02-01), Taunton
patent: 2003/0058955 (2003-03-01), Raghavan
patent: 0 035 538 (1989-09-01), None
patent: 0 035 558 AA2 (1989-09-01), None
patent: 0 355 587 (1990-02-01), None
“Optimum Phase-Acquisition Technique for Charge-Pump PLL” Gyoung-Tae Roh et al., IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, No. 9, Sep. 1997.
“Dual-Loop DPLL Gear-Shifting Algorithm for Fast Synchronization” Beomsup Kim, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, No. 7, Jul. 1997.
The International Search Report from corresponding PCT Application Serial No. PCT/US02/26024 mailed Jan. 3, 2003 (6 pages).
The International Preliminary Examination Report from corresponding PCT Serial No. PCT/US02/26024 mailed Apr. 30, 2003 (4 pages).

Affiliated with

Also associated with

Rating

Digital phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4186309