Digital phase-locked loop

Details Digital phase-locked loop Digital phase-locked loop

1991-06-21

1993-01-19

Kostak, Victor R.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

358148, H04N 504

Patent

active

051811154

ABSTRACT:
A digital phase-locked loop has a periodically overflowing digital oscillator (DCO), implemented as a modulo adder, and a processor device. The processor device adjusts the period T of the digital oscillator to a nominal period, determined from periodically occurring synchronizing pulses, by comparing the actual phase of the digital oscillator with a set phase at the control clock rate of the periodic synchronizing pulses. After the digital oscillator has been locked to the nominal period, the processor device compares the phases by using a double-frequency signal sequence of one-half line period derived from the digital oscillator output signal. The DCO output signal is fed to a correction device where an address-phase signal, locked to the DCO output signal, is generated so that when a non-periodic synchronizing pulse occurs, the address-phase signal is shifted by one period of the signal sequence of one-half line period with respect to the digital oscillator output signal.

REFERENCES:
patent: 4330791 (1982-05-01), Ohara et al.
patent: 4689664 (1987-08-01), Moring et al.
patent: 4791488 (1988-12-01), Fukazawa et al.
patent: 4802009 (1989-01-01), Hartmeier
patent: 4858008 (1989-08-01), Sieben et al.
patent: 4884040 (1989-11-01), Fling

Affiliated with

Also associated with

Rating

Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-105263