Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2011-08-02
2011-08-02
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S147000
Reexamination Certificate
active
07990191
ABSTRACT:
A digital phase-locked loop circuit includes: a first counter which counts a first clock; a second counter which counts third clocks into which a second clock is divided; a first phase detector which detects a relative phase difference between the first and the third clocks according to a first comparison result that clocks in which the third clock is delayed are compared with the first clock and a second comparison result that clocks in which the first clock is delayed are compared with the third clock; a second phase detector which measures the period of the second clock; a phase error calculating unit which calculates a phase difference between the first and the third clocks according to the value that the result detected by the first phase detector is normalized by the result detected by the second phase detector and the count values of the first and the second counters; and a DCO which outputs the second clock according to the result calculated by the phase error calculating unit.
REFERENCES:
patent: 6429693 (2002-08-01), Staszewski et al.
patent: 7701997 (2010-04-01), Tal et al.
patent: 7801262 (2010-09-01), Wallberg et al.
patent: 7808325 (2010-10-01), Waheed et al.
patent: 7859343 (2010-12-01), Huang et al.
patent: 2007/0040940 (2007-02-01), Wang et al.
patent: 2008/0298476 (2008-12-01), Bereza et al.
patent: 2009/0074125 (2009-03-01), Lin
patent: 2010/0117742 (2010-05-01), Da Dalt
patent: 2010/0182060 (2010-07-01), Fujino et al.
patent: 2010/0214028 (2010-08-01), Kobayashi
patent: 2010/0277244 (2010-11-01), Chang et al.
patent: 2011/0032013 (2011-02-01), Nelson et al.
patent: 2002-76886 (2002-03-01), None
patent: 2010166392 (2010-07-01), None
Fujino Satoshi
Watanabe Masafumi
Donovan Lincoln
Houston Adam D
McGinn IP Law Group PLLC
Renesas Electronics Corporation
LandOfFree
Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2776862