Digital phase-locked loop

Details Digital phase-locked loop Digital phase-locked loop

1983-04-01

1986-06-24

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307262, 328 63, 328133, 328155, 331 1A, 375120, H03L 700, H03D 324

Patent

active

045969370

ABSTRACT:
A phase locked loop system for receiving a data input with a predetermined bit frequency includes a source (10 D.sub.1 D.sub.2) of clock signals with a frequency nominally equal to the bit frequency of the data signal means (12,13,14,15,16) for dividing each clock period into three regions corresponding to early, normal and late arrival of the data signal relative to the clock signal and means (D.sub.3 D.sub.4 D.sub.5) for deciding which region the data signal occurs in and for respectively advancing or retarding the phase of the clock signal if the data signal occurs in the early or later region.

REFERENCES:
patent: 3363183 (1968-01-01), Bowling et al.
patent: 4216544 (1980-08-01), Boleda et al.
patent: 4222009 (1980-09-01), Moulton et al.
patent: 4280099 (1981-07-01), Rattlingourd

Affiliated with

Also associated with

Rating

Digital phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2086465