Digital phase lock loop for a gate array

Details Digital phase lock loop for a gate array Digital phase lock loop for a gate array

1991-02-14

1992-01-07

Pascal, Robert J.

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

331 17, 307511, 307528, 328155, 375120, H03L 700

Patent

active

050795198

ABSTRACT:
A phase lock loop for use in gate array applications with fixed transistors geometries maintains a predetermined phase delay between an input signal and an output signal. The phase comparison cycle operates over multiple periods of the input signal for increasing the operating frequency and simplifying timing considerations throughout the phase lock loop. A phase detector circuit detects a predetermined phase difference between the input signal and the output signal and provides a control signal and a clock signal at different transitions of the input signal. An up/down counter provides a count value migrating within a range of values in response to the control signal at the occurrence of the clock signal. The counter value selects a tap point of a delay line having signal inverter resolution for delaying the input signal and maintaining the predetermined phase relationship between the input signal and the output signal of the phase lock loop. The updates to the delay line achieve steady state by waiting one or more periods of the input signal before the next phase comparison cycle preventing over-correction. The phase correction portion of the cycle is inhibited when the input signal and output signal are less than the predetermined phase difference thereby avoiding possible unnecessary corrections to the phase lock loop. The phase lock loop may be functionally divided among multiple macros in a gate array library and conveniently disposed in the gate array.

REFERENCES:
patent: 5036297 (1991-07-01), Nakamura

Affiliated with

Also associated with

Rating

Digital phase lock loop for a gate array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase lock loop for a gate array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase lock loop for a gate array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-824721