Digital phase error estimator

Details Digital phase error estimator Digital phase error estimator

1991-07-01

1993-06-01

Neyzari, Ali

Dynamic magnetic information storage or retrieval

General processing of a digital signal

Data clocking

331 1A, 375120, G11B 509, H03L 700

Patent

active

052165540

ABSTRACT:
A data clock is synchronized to a modulation coded signal read from a moving storage medium by a phase error estimator circuit that samples the modulation coded signal two times on each side of a detected peak. A first detected data bit taken at a time N- 2 (two time periods prior to the detected peak) is used to predict the expected value of a first modulation coded signal sample taken at a time N- 1 (one time period prior to the detected peak). Similarly, a second detected data bit taken at a time N+ 2 is used to predict the expected value of a second modulation coded signal sample taken at a time N+ 1. Because the first and second detected data bits are able to predict the first and second samples, respectively, the phase error estimator circuit is able to accurately detect phase errors when sampling arbitrary data as would be presented by a (1,k) modulation coded signal. The expected values at times N- 1 and N+ 1 are compared to the actual values and error voltages are determined therefrom. The error voltages are multiplied by the appropriate slope factors, also determined by the first and second detected data bits, and error estimates E(N- 1) and E(N+ 1) are provided. E(N- 1) is added to E(N+ 1) to provide the phase error estimate E(N).

REFERENCES:
patent: 4577240 (1986-03-01), Hedberg et al.
patent: 4633193 (1986-12-01), Scordo
patent: 4633488 (1986-12-01), Shaw
patent: 4724495 (1988-02-01), Hedberg et al.
patent: 4744096 (1988-05-01), Roux
patent: 4862104 (1989-08-01), Muratani et al.
patent: 4871975 (1989-10-01), Nawata et al.
F. Dolivo, W. Schott, and G. Ungerbock, "Fast Timing Recovery for Partial-Response Signaling System," IEEE Int. Conf. on Comm., Jun. 1989 pp. 573-577.
F. Dolivo, "Signal Processing for High-Density Digital Magnetic Recording," IEEE 5th Annual European Comp. Conf., May, 1989, pp. 91-96.

Affiliated with

Also associated with

Rating

Digital phase error estimator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital phase error estimator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital phase error estimator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1819156