Digital multiplying circuit

Details Digital multiplying circuit Digital multiplying circuit

1984-09-17

1987-11-10

Harkcom, Gary V.

Boots, shoes, and leggings

364757, G06F 752

Patent

active

047062118

ABSTRACT:
A digital multiplying circuit in a parallel multiplying circuit which can multiply an input which changes at a high data rate by the pipeline processing. A multiplicand is inputted to this circuit. Partial product signal generating circuits of the number corresponding to only the number of partial product signals which are needed are provided. The partial product signal generating circuits produce the partial product signals in accordance with the state of predetermined bits of a multiplier. Each partial product signal is added, thereby obtaining a multiplication output of the multiplicand. The pipeline processing is performed in the adding operation of each partial product signal. The multiplier and multiplicand are delayed. The predetermined partial product signal generating circuits are arranged immediately before the adders which need the partial product signals, thereby obtaining the partial product. With this digital multiplying circuit, the total number of bits of registers is reduced and the circuit scale is made small.

REFERENCES:
patent: 3515344 (1970-06-01), Goldschmidt et al.
patent: 4616330 (1986-10-01), Betz

Affiliated with

Also associated with

Rating

Digital multiplying circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital multiplying circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital multiplying circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1072381