Boots – shoes – and leggings
Patent
1986-09-17
1989-05-16
Harkcom, Gary V.
Boots, shoes, and leggings
364760, 364784, G06F 752, G06F 750
Patent
active
048315770
ABSTRACT:
The invention performs the multiplication and/or accumulation of digital numbers in either two's complement of unsigned magnitude representation. A modified Booth algorithm minimizes the number of partial products generated. Two adder arrays sum the partial products in parallel to generate intermediate values which are then summed by a third adder array. The partial products are divided between the two adder arrays in a manner which optimizes the speed of the circuit.
REFERENCES:
patent: 3508038 (1970-04-01), Goldschmidt et al.
patent: 3675001 (1972-07-01), Singh
patent: 3866030 (1975-02-01), Baugh et al.
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4215416 (1980-07-01), Muramatsu
patent: 4228520 (1980-10-01), Letteney et al.
patent: 4293922 (1981-10-01), Davio et al.
patent: 4432066 (1984-02-01), Benschop
patent: 4484301 (1984-11-01), Borgerding et al.
patent: 4545028 (1985-10-01), Ware
patent: 4575812 (1986-03-01), Kloker et al.
patent: 4660165 (1987-04-01), Masumoto
patent: 4679164 (1987-07-01), Rearick
patent: 4706211 (1987-11-01), Yamazaki et al.
N. Scott, Computer Number Systems and Arithmetic (1985), pp. 49-51 and 79-83.
Singh, "Multiplier Decoder", IBM Tech. Disclosure Bulletin vol. #18 No. 12, pp. 4107-4108, May 1976.
Hedayati Khosrow
Wei James Y.
Harkcom Gary V.
Intersil, Inc.
Schanzer Henry I.
Shaw Dale M.
LandOfFree
Digital multiplier architecture with triple array summation of p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital multiplier architecture with triple array summation of p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital multiplier architecture with triple array summation of p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2328929