Digital modulator employing a polyphase up-converter structure

Pulse or digital communications – Transmitters

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S350000

Reexamination Certificate

active

07450659

ABSTRACT:
An upconverting circuit is disclosed. The upconverting circuit includes a polyphase component generator that provides Nppolyphase components at each input polyphase cycle, wherein Np>2 on each input polyphase cycle defined by a clock. A memory stores the polyphase components from at least one polyphase cycle prior to the current polyphase cycle. A plurality of filters process the polyphase components stored in the memory. Each filter processes a plurality of the polyphase components to generate a filtered polyphase component corresponding to that filter. A multiplexer outputs the filtered polyphase components in a predetermined order to generate a filtered output signal. In one embodiment, each filter utilizes the same functional relationship to generate the filtered polyphase components. In another embodiment, the memory is a shift register. The filters can be of arbitrary complexity.

REFERENCES:
patent: 4393456 (1983-07-01), Marshall, Jr.
patent: 5917735 (1999-06-01), Ko
patent: 6085077 (2000-07-01), Fields et al.
patent: 7023324 (2006-04-01), Kodama et al.
patent: 2003/0016772 (2003-01-01), Ekstrand
patent: 2003/0072284 (2003-04-01), Webster et al.
patent: 2003/0076899 (2003-04-01), Kumar et al.
patent: 2003/0117201 (2003-06-01), Wang
patent: 2004/0056785 (2004-03-01), Webster et al.
patent: 2005/0175130 (2005-08-01), Yang
patent: 2007/0268076 (2007-11-01), Gomez
patent: 2007/0285154 (2007-12-01), Darabi et al.
Johan Sommarek, Jouko Vankka, Jaakko Ketola, Ilari Teikari and Kari Halonen—“A Digital Quadrature Modulator With On-Chip D/A Converter”, European Solid-State Circuits, 2003, ESSCIRC '03, Conference on Sep. 16-18, 2003, Piscataway, NJ, USA, IEEE; pp. 85-88.
Basuki Endah Priyanto, Choi Look Law, Yong Liang Quan—“Design & Implementation Of All Digital I-Q Modulator And Demodulator For High Speed WLAN in FPGA”; 2003 IEEE Pacific Rim Conference on Communications, Computers And Signal Processing, Victoria, BC Canada, Aug. 28-30, 2003; IEEE Pacific Rim Conference and Communications, Computers And Signal Processing, NY; pp. 659-662.
European Search Report dated Aug. 4, 2005.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Digital modulator employing a polyphase up-converter structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital modulator employing a polyphase up-converter structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital modulator employing a polyphase up-converter structure will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4048621

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.