Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2011-01-11
2011-01-11
Dinh, Son (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
C365S051000, C365S189050, C365S189070
Reexamination Certificate
active
07869244
ABSTRACT:
Methods and apparatus for controlling an input/output (I/O) driver of an I/O terminal based at least in part on the values being provided to the I/O terminal is disclosed. In various embodiments, a detector is employed. The detector shuts off power to the I/O driver if the digital value being presented is the same as a previously presented digital value.
REFERENCES:
patent: 5386394 (1995-01-01), Kawahara et al.
patent: 6327203 (2001-12-01), Won
patent: 6594170 (2003-07-01), Kudou et al.
patent: 6999352 (2006-02-01), Yoshida et al.
patent: 7242635 (2007-07-01), Okuda
patent: 7580273 (2009-08-01), Rao
patent: 2002/0186717 (2002-12-01), Haq et al.
patent: 2003/0133527 (2003-07-01), Joo et al.
patent: 2003/0174544 (2003-09-01), Kim
patent: 2004/0065904 (2004-04-01), Yoshida et al.
patent: 2006/0071687 (2006-04-01), Kim
patent: 2006/0176040 (2006-08-01), Kernahan et al.
patent: 2007/0070671 (2007-03-01), Richter
Micron, “512Mb: ×4, ×8, ×16 DDR2 SDRAM Features” 2004, pp. 1-133.
International Search Report and Written Opinion mailed Mar. 3, 2009 for PCT/US2008/080788.
Notice of Allowance mailed Apr. 14, 2009 for U.S. Appl. No. 11/877,076, filed Oct. 23, 2007.
Dinh Son
Schwabe Williamson & Wyatt P.C.
LandOfFree
Digital memory with controllable input/output terminals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital memory with controllable input/output terminals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital memory with controllable input/output terminals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2728591