Digital memory addressing system

Details Digital memory addressing system Digital memory addressing system

1977-11-16

1979-07-03

Shaw, Gareth D.

Boots, shoes, and leggings

340750, G11C 800

Patent

active

041602730

ABSTRACT:
A digital memory may be addressed with an analog signal utilizing a circuit comprising a digital to analog converter. A comparator compares the output of the digital to analog converter to the analog address signal. The output of the comparator is coupled to means for incrementing and decrementing a digital number in response to that output. The digital number incrementing and decrementing means has an output which is coupled to the addressing input of the digital memory. Switch means alternately connects the input of the digital to analog converter to either the output of the random access memory or the output of the means for changing the digital number.

REFERENCES:
patent: 3662347 (1972-05-01), Fox
patent: 4056820 (1977-11-01), Hofer

Affiliated with

Also associated with

Rating

Digital memory addressing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital memory addressing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital memory addressing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2277388