Communications: electrical – Digital comparator systems
Patent
1975-05-23
1977-03-15
Shaw, Gareth D.
Communications: electrical
Digital comparator systems
G06F 1302, G11C 900, G11C 2100
Patent
active
040127214
ABSTRACT:
Data transfer and control apparatus for coupling between a data source having a first character per second rate of delivery of coded pulse groups each representing a character and a recorder for recording data in blocks of a fixed number of characters at a second character per second rate comprising an incremented data storage register; an incremented tag signal storage register; means for applying coded pulse groups to said register from said source; means for providing tag signals, associated with respective applied coded pulse groups, to said tag signal register; means for incrementing said applied pulse groups and associated tag signals synchronously in their respective registers at a third character per second rate.
REFERENCES:
patent: 2995729 (1961-08-01), Steele
patent: 3116410 (1963-12-01), La Manna et al.
patent: 3404377 (1968-10-01), Frankel
patent: 3438004 (1969-04-01), Laviron
patent: 3495222 (1970-02-01), Perotto et al.
patent: 3623020 (1971-11-01), Mao
patent: 3651481 (1972-03-01), Evans et al.
patent: 3733588 (1973-05-01), Conn
patent: 3750104 (1973-07-01), Chang
patent: 3761894 (1973-09-01), Pilc et al.
patent: 3781807 (1973-12-01), Saltini
patent: 3883855 (1975-05-01), Brightman et al.
General Electric Company
Masnik Michael
Rhoads Jan E.
Shaw Gareth D.
LandOfFree
Digital logic circuit for a dynamic buffer register does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital logic circuit for a dynamic buffer register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital logic circuit for a dynamic buffer register will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-428645