Digital line synchronizer

Details Digital line synchronizer Digital line synchronizer

1975-05-05

1976-05-25

Safourek, Benedict V.

Telegraphy

Systems

Line-clearing and circuit maintenance

179 15BS, H04L 700

Patent

active

039595889

ABSTRACT:
A digital line synchronizer system for use with a digital PCM TDM switching exchange will provide a vector address off-set between the address locations of WRITE and READ vectors within a multiple frame input buffer memory bank of the incoming line equipment upon the occurrence of either a loss of receive framing synchronization or the equalization of time reference between the WRITE and READ vectors with respect to the input buffer memory bank. The vector address off-set is provided to prevent the condition of information distortion due to the phenomenon of vector slippage whereby a given channel/word slot within the multiple frame memory bank is twice written with incoming PCM data under the operation of the WRITE vector address before the first stored sample of PCM data can be retrieved via the use of the READ vector address.

REFERENCES:
patent: 3829843 (1974-08-01), Cichetti, Jr.
patent: 3903371 (1975-09-01), Colton et al.
patent: 3906484 (1975-09-01), Melvin, Jr. et al.

Affiliated with

Also associated with

Rating

Digital line synchronizer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital line synchronizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital line synchronizer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-907217