Digital implementation of parity monitor and alarm

Details Digital implementation of parity monitor and alarm Digital implementation of parity monitor and alarm

1979-05-22

1981-09-22

Atkinson, Charles E.

Excavating

G06F 1130, H04B 1700

Patent

active

042914035

ABSTRACT:
A digital bit error violation rate circuit monitors the bit error integrity of a data stream and generates an alarm if the bit error rate exceeds an established bit error integrity threshold.

REFERENCES:
patent: 3036290 (1962-05-01), Zarouni
patent: 3721959 (1973-03-01), George
patent: 3916379 (1975-10-01), Dulaney et al.
patent: 4061997 (1977-12-01), Niethammer et al.
patent: 4070647 (1978-01-01), Robson
patent: 4080589 (1978-03-01), Kline

Affiliated with

Also associated with

Rating

Digital implementation of parity monitor and alarm does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital implementation of parity monitor and alarm, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital implementation of parity monitor and alarm will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-338991