Digital image signal coding/decoding circuit with buffer memory

Details Digital image signal coding/decoding circuit with buffer memory Digital image signal coding/decoding circuit with buffer memory

1986-12-23

1989-01-24

Groody, James J.

Facsimile and static presentation processing

Facsimile

Recording apparatus

H04N 1413, H04N 141

Patent

active

048004405

ABSTRACT:
A digital signal coding/decoding circuit for coding/decoding digital scanning line signals by means of an MR coding/decoding algorithm has an MR coding/decoding circuit, a line buffer for temporarily storing information about a reference line which has been already coded or decoded, and a preparation circuit for producing compression codes from the reference line and for later expanding the compression codes into the reference line. The line buffer can be compact because it temporarily stores the compression codes rather than the reference line itself.

REFERENCES:
patent: 4396952 (1983-08-01), Tisue et al.
patent: 4486784 (1984-12-01), Abraham et al.
patent: 4622585 (1986-11-01), Reitsma

Affiliated with

Also associated with

Rating

Digital image signal coding/decoding circuit with buffer memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital image signal coding/decoding circuit with buffer memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital image signal coding/decoding circuit with buffer memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-422047