Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2005-11-17
2009-02-24
Lam, Tuan T (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S265000, C327S273000, C327S279000, C327S286000, C327S241000
Reexamination Certificate
active
07495495
ABSTRACT:
When certain digital circuit devices receive data bus signals, I/O interfaces need to sample the data signals during a time when these signals are both valid and stable. Typically, the data signals are sampled at a time corresponding to a point halfway between rising and falling edges of a reference clock signal associated with the data bus, which sampling time corresponds to a 90-degree phase shift of the reference clock signal. In one embodiment of the invention, a delay count generator determines a delay value corresponding to a quarter cycle (i.e., 90 degrees) of the reference clock signal. In making this determination, a counter counts the number of clock cycles of an internally generated, relatively high-frequency clock signal, where the number corresponds to a specified portion (e.g., one half) of a period of a divided-down version of the reference clock signal. That number can then be used to generate the 90-degree delay value.
REFERENCES:
patent: 5883534 (1999-03-01), Kondoh et al.
patent: 6043677 (2000-03-01), Albu et al.
patent: 6160755 (2000-12-01), Norman et al.
patent: 6194928 (2001-02-01), Heyne
patent: 6252443 (2001-06-01), Dortu et al.
patent: 6414521 (2002-07-01), Potter et al.
patent: 6580304 (2003-06-01), Rieven
patent: 6657467 (2003-12-01), Seki et al.
patent: 6667641 (2003-12-01), Wang et al.
patent: 6741107 (2004-05-01), Borkar et al.
patent: 2002/0005741 (2002-01-01), Ikeda
patent: 2003/0001650 (2003-01-01), Cao et al.
patent: 2004/0239387 (2004-12-01), Zhang et al.
Written Opinion Of The International Searching Authority, mailed to applicants Jul. 2, 2008.
Scholz Harold D.
Zhang Fulong
Lam Tuan T
Lattice Semiconductor Corporation
Mendelsohn & Associates, P.C.
Rojas Daniel
LandOfFree
Digital I/O timing control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital I/O timing control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital I/O timing control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4123244