Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Patent
1994-04-01
1995-08-01
Mis, David
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
331 1A, 331 17, 331 34, 331 57, 327107, 360 51, 455260, H03L 7099, H03L 718, H03B 524
Patent
active
054383005
ABSTRACT:
A frequency multiplier includes a ring oscillator having a number of logic gates arranged in a plurality of rings. Control inputs enable the selection of individual gates so as to connect them into the ring or, conversely, remove them from the ring. As additional gates are removed, the combined delay imposed by the gates remaining in the ring is reduced and the frequency of the oscillator increases. A variable delay element, preferably a group of tri-state inverters connected in parallel, is connected between two of the gates. The oscillator is fine tuned by controlling the delay inserted by the variable delay element. The frequency multiplier also includes a frequency comparator. A reference frequency is passed through a divide-by-K unit and the output of the ring oscillator is passed through a divide-by-N unit, N being greater than K. The frequency multiplier is coarse-tuned by progressively removing additional gates from the ring oscillator, and then fine-tuned by increasing the delay imposed by the variable delay element. At the conclusion of coarse and fine tuning, the frequency multiplier is locked at a frequency which closely approximates a reference frequency multiplied by N/K. An accuracy of 1% or less may be achieved. When the frequency multiplier ceases to be hooked on a frequency, it enters an idle state in which it consumes no power.
REFERENCES:
patent: 4472818 (1984-09-01), Zapisec
patent: 4584695 (1986-04-01), Wong et al.
patent: 4633488 (1986-12-01), Shaw
patent: 4641048 (1987-02-01), Pollock
patent: 4742403 (1988-05-01), Troletti
patent: 4796280 (1989-01-01), Nesin et al.
patent: 5015970 (1991-05-01), Williams et al.
patent: 5087842 (1992-02-01), Pulsipher et al.
patent: 5148113 (1992-09-01), Wight et al.
patent: 5216301 (1993-06-01), Gleeson, III et al.
patent: 5243227 (1993-09-01), Gutierrez, Jr. et al.
patent: 5257294 (1993-10-01), Pinto et al.
patent: 5331294 (1994-07-01), Watanabe et al.
patent: 5349311 (1994-09-01), Mentzer
patent: 5382921 (1995-01-01), Estrada et al.
L. A. Laurich et al., "Phase Lock Loop With Delay Line Oscillator", IBM Technical Disclosure Bulletin, vol. 13, No. 7, pp. 1863-1864, Dec. 1970.
L. A. Laurich, "Phase Lock Loop With Variable Delay Line Oscillator", IBM Technical Disclosure Bulletin, vol. 13, No. 7, pp. 1861-1862, Dec. 1970.
J. Sonntag et al., "A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming", ISSCC Dig. Tech. Papers. pp. 194-195, Feb. 16, 1990.
B. Kim et al, "A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-.mu.m CMOS", IEEE Journal of Solid-State Circuits, vol. 25, No. 6, pp. 1385-1394, Dec. 1990.
M. Bazes et al., "A Novel CMOS Digital Clock and Data Decoder", IEEE Journal of Solid-State Circuits, vol. 27, No. 12, pp. 1934-1940, Dec. 1992.
S. Miyazawa et al., "A BiCMOS PLL-Based Data Separator Circuit with High Stability and Accuracy", IEEE Journal of Solid-State Circuits, vol. 26, No. 2, pp. 116-121, Feb. 1991.
T. H. Lee et al., "A 155-MHz Clock Recovery Delay-and Phase-Locked Loop", IEEE Journal of Solid-State Circuits, vol. 27, No. 12, pp. 1736-1746, Dec. 1992.
F. Lu et al., "A 700-MHz 24-b Pipelined Accumulator in 1.2-.mu.m CMOS for Application as a Numerically Controlled Oscillator", IEEE Journal of Solid-State Circuits, vol. 28, No. 8, pp. 878-885, Aug. 1993.
Floppy Disk Data Separator Design Guide for the DP8473, Application note No. 5, National Semiconductor Corporation, pp. 1-29, 1989 Lit, #100505 (no month, author).
Efendovich Avner
Karpati Varda
Saban Rami
Mis David
National Semiconductor Corporation
Nelson H. Donald
Roddy Richard J.
Steuber David E.
LandOfFree
Digital frequency multiplier utilizing digital controlled oscill does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital frequency multiplier utilizing digital controlled oscill, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital frequency multiplier utilizing digital controlled oscill will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-735846