Digital envelope detection circuit

Details Digital envelope detection circuit Digital envelope detection circuit

1985-08-21

1986-11-11

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

377 39, 377107, H03D 300

Patent

active

046224815

ABSTRACT:
This circuit provides a digital output indicating the presence or absence of the infrared (IR) carrier signal. The incoming IR signal is sampled by a clock at a frequency which is about 4 times the carrier frequency. The high and low samples are tabulated in two counters in a race. When 8 high or 16 low samples are counted, the envelope status flip flop is set or reset, respectively, and both counters are reset. The output of the envelope status flip flop represents the envelope of the IR carrier signal.

REFERENCES:
patent: 3044065 (1962-07-01), Barney et al.
patent: 3548320 (1970-12-01), Roberts et al.
patent: 3980960 (1976-09-01), Hutchinson
patent: 4137504 (1979-01-01), Simmons
patent: 4330751 (1982-05-01), Swain
patent: 4443709 (1984-04-01), Genuit et al.

Affiliated with

Also associated with

Rating

Digital envelope detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital envelope detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital envelope detection circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-378552