Digital delay-locked loop circuits with hierarchical delay...

Details Digital delay-locked loop circuits with hierarchical delay... Digital delay-locked loop circuits with hierarchical delay...

2006-01-03

2006-01-03

Cunningham, Terry D. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S155000, C327S158000, C327S161000, C327S162000, C327S231000, C327S233000, C327S234000, C327S235000, C327S236000, C327S237000, C327S269000, C327S270000, C327S271000, C327S355000, C327S356000, C327S357000, C327S358000, C327S360000, C327S361000

Reexamination Certificate

active

06982578

ABSTRACT:
Fine tuned signal phase adjustments are provided by multiple cascaded phase mixers. Each phase mixer outputs a signal having a phase between the phases of its two input signals. With each subsequent stage of phase mixers, the signals generated by the phase mixers have a smaller phase difference, thereby providing finer delay adjustments. Multiple stages of phase mixers can be provided in digital delay-locked loop circuitry to provide additional hierarchical delay adjustment.

REFERENCES:
patent: 4985639 (1991-01-01), Renfrow et al.
patent: 5355097 (1994-10-01), Scott et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 5663665 (1997-09-01), Wang et al.
patent: 5751665 (1998-05-01), Tanoi
patent: 5789927 (1998-08-01), Belcher
patent: 5872488 (1999-02-01), Lai
patent: 6100736 (2000-08-01), Wu et al.
patent: 6194916 (2001-02-01), Nishimura et al.
patent: 6194947 (2001-02-01), Lee et al.
patent: 6295328 (2001-09-01), Kim et al.
patent: 6313688 (2001-11-01), Lee et al.
patent: 6326826 (2001-12-01), Lee et al.
patent: 6366148 (2002-04-01), Kim
patent: 6393083 (2002-05-01), Beukema
patent: 6512408 (2003-01-01), Lee et al.
patent: 6573771 (2003-06-01), Lee et al.
patent: 6618283 (2003-09-01), Lin
patent: 6642760 (2003-11-01), Alon et al.
patent: 6661863 (2003-12-01), Toosky
patent: 6762633 (2004-07-01), Lee
patent: 6768361 (2004-07-01), Kwak
patent: 6812753 (2004-11-01), Lin
patent: 2003/0219088 (2003-11-01), Kwak
patent: 2004/0217789 (2004-11-01), Kwak
Jong-Tae Kwak,A Low Cost High Performance Register-Controlled Digital DLL for 1 Gbps x32 DDR SDRAM,The 8th Korean Conference on Semiconducts, Feb. 2001.
Ramin Farjad-Rad,A Low-Power Multiplying DLL for Low-Jitter Multigigahertz Clock Generation in Highly Integrated Digital Chips,IEEE Journal of Solid-State Circuits, vol. 37,. No. 12, Dec. 2002, p. 1804-1812.

Affiliated with

Also associated with

Rating

Digital delay-locked loop circuits with hierarchical delay... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital delay-locked loop circuits with hierarchical delay..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital delay-locked loop circuits with hierarchical delay... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3586982