Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
1998-09-03
2002-02-12
Tran, Toan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S160000
Reexamination Certificate
active
06346837
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a digital delay-locked loop (DLL) circuit.
2. Description of the Related Art
A prior art digital DDL circuit is constructed by a variable delay circuit formed by an inverter chain for delaying an input signal to generate an output signal, a phase comparator for comparing the phase of a feedback signal with the phase of a reference signal, and a ring counter for adjusting the delay time of the delay circuit. Thus, the delay time of the delay circuit is controlled in accordance with the output of the phase comparator, so that the difference in phase between the feedback signal and the reference signal is brought close to zero. This will be explained later in detail.
In the above-described prior art digital DDL circuit however, since the accuracy of the delay time of the variable delay circuit is determined by the value defined by two inverters of the inverter chain, it is impossible to carry out a more fine delay time control, which increases jitter in the output signal.
Also, if the accuracy of the delay time of the variable delay circuit is improved by dereasing the delay time of each inverter, it will take a longer locking time.
Therefore, in the prior art digital DDL circuit, the decrease of jitter has a trade-off relationship to the decrease of the locking time.
Further, in order to enlarge the range of the delay time of the variable delay circuit, if the inverter chain is lengthened, a selector for selecting the inverter chain is also increased in size, which increases the delay time of the selector. As a result, the minimum delay time of the variable delay circuit is increased. Further, the longer inverter chain will take a longer locking time.
Additionally, if the difference in phase between the feedback signal and the reference signal is smaller than −
180
° or larger than +180°, it is impossible to correctly lock the feedback signal to the reference signal.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a digital DDL circuit capable of decreasing jitter as well as decreasing the locking time.
Another object is to correctly lock a feedback signal to a reference signal even if the difference in phase is large.
According to the present invention, in a digital delay-locked loop circuit, a variable delay circuit for delaying an input signal and generating an output signal includes a first variable delay circuit for delaying the input signal with a first delay time changed at first intervals and a second variable delay circuit for delaying the input signal with a second delay time changed at second intervals smaller than the first intervals. A phase comparator compares the phase of a feedback signal derived from the output signal with the phase of the reference signal. A counter circuit controls the first and second delay times in accordance with a difference in phase between the feedback signal and the reference signal so that the difference in phase is brought close to zero.
REFERENCES:
patent: 5184027 (1993-02-01), Masuda et al.
patent: 5488641 (1996-01-01), Ozkan
patent: 5712582 (1998-01-01), Yokota et al.
patent: 5963069 (1999-10-01), Jefferson et al.
patent: 5994933 (1999-11-01), Yamanada et al.
patent: 61-73422 (1986-04-01), None
patent: 63-226110 (1988-09-01), None
patent: 64-72641 (1989-03-01), None
patent: 3-21119 (1991-01-01), None
patent: 5-41232 (1993-06-01), None
patent: 6-77819 (1994-03-01), None
patent: 6-112814 (1994-04-01), None
patent: 8-148995 (1996-06-01), None
patent: 8-237091 (1996-09-01), None
patent: 9-74352 (1997-03-01), None
patent: 9-83358 (1997-03-01), None
patent: 9-321614 (1997-12-01), None
patent: 10-171548 (1998-06-01), None
Nguyen Linh
Tran Toan
LandOfFree
Digital delay-locked loop circuit having two kinds of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital delay-locked loop circuit having two kinds of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital delay-locked loop circuit having two kinds of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2966329