Digital delay circuit

Details Digital delay circuit Digital delay circuit

1987-11-20

1989-04-25

Miller, Stanley D.

Electrical transmission or interconnection systems

With nonswitching means responsive to external nonelectrical...

Temperature responsive

307602, 307596, 307606, 328 55, H03K 506, H03K 504

Patent

active

048251097

ABSTRACT:
For controlling the firing of an electroacoustic transducer used in providing an ultrasound image of a fetus under examination, a programmable digital delay circuit includes a clock generator whose output is supplied to a delay line so as to provide a plurality of waveforms shifted in time from one another and from the waveform generated by the clock generator. Depending on the delay desired prior to firing the transducer, one of the five waveforms may be not be inverted and thereafter used for triggering a counter whose output switches logic gates for enabling a buffer and pulse shaper to fire the transducer.

REFERENCES:
patent: 3657658 (1972-04-01), Kubo
patent: 3889186 (1975-06-01), Larson
patent: 4400666 (1983-08-01), Sekiquchi
patent: 4443765 (1984-04-01), Findeisen et al.
patent: 4626716 (1986-12-01), Miki
patent: 4638256 (1987-01-01), Hong
patent: 4675546 (1987-06-01), Shaw
patent: 4677499 (1987-06-01), Shirota et al.
patent: 4719375 (1988-01-01), Martin

Affiliated with

Also associated with

Rating

Digital delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1197809