Digital decimation filter for delta sigma analog-to-digital conv

Details Digital decimation filter for delta sigma analog-to-digital conv Digital decimation filter for delta sigma analog-to-digital conv

1994-08-10

1996-12-31

Malzahn, David H.

Boots, shoes, and leggings

36472416, 36472417, G06F 1710

Patent

active

055900658

ABSTRACT:
A decimation filter includes a plurality of integration stages, at least one decimation stage, and a plurality of differentiation stages followed by a FIR filter. At least one of the integration stages, the decimation stage, and the differentiator stages, and the FIR filter are implemented in a single ALU which includes a single adder, a ROM, and a RAM. The different sampling rates of the integrator stage and the FIR filter requires the storage of intermediate results in RAM of the FIR filter calculations.

REFERENCES:
patent: 4472785 (1984-09-01), Kasuga
patent: 4775851 (1988-10-01), Borth
patent: 4872129 (1989-10-01), Pfeifer et al.
patent: 4876542 (1989-10-01), van Bavel et al.
patent: 4972360 (1990-11-01), Cukier et al.
patent: 4999626 (1991-03-01), Asghar et al.
patent: 5079734 (1992-01-01), Riley
patent: 5157395 (1992-10-01), Del Signore et al.
patent: 5220327 (1993-06-01), Abbiate et al.
patent: 5339263 (1994-08-01), White
patent: 5450083 (1995-09-01), Brewer
patent: 5455782 (1995-10-01), Young et al.
patent: 5455783 (1995-10-01), Yukawa
Crystal Semiconductor Corporation, "CS4216 16-Bit Stereo Audio Codec," Crystal Semiconductor Audio Data Book, pp. 4-77 - 4-114, 1993.
Crystal Semiconductor Corporation, "CS5326 16 & 18-Bit Stereo A/D Converters for Digital Audio," Crystal Semiconductor Audio Data Book, pp. 3-5 - 3-24, 1992.
Russell J. Apfel et al., "A Single-Chip Frequency-Shift Key Modem Implemented Using Digital Signal Processing," IEEE J. Solid-State Circuits, vol. SC-19, pp. 869-877, Dec., 1984.
Max W. Hauser and Robert W. Broderson, "Circut and Technology Considerations for MOS Delta-Sigma A/D Converters," IEEE Proc. ISCAS'86, pp. 1310-1315, May, 1986.
Eugene B. Hogenauer, "An Economical Class of Digital Filters for Decimation and Interpolation," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, pp. 155-162, Apr., 1981.
Tapio Saramaki and Hannu Tenhunen, "Effiecient VLSI-Realizable Decimators for Sigma-Delta Analog-to-Digital Converters," IEEE Proc. ISCAS'88, pp. 1525-1528, Jun., 1988.

Affiliated with

Also associated with

Rating

Digital decimation filter for delta sigma analog-to-digital conv does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital decimation filter for delta sigma analog-to-digital conv, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital decimation filter for delta sigma analog-to-digital conv will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1146705