Excavating
Patent
1986-09-08
1988-06-07
Chan, Eddie P.
Excavating
364200, G06F 1100
Patent
active
047501774
ABSTRACT:
A fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units.
Arbitration circuits of unusual speed and simplicity provide units of the computing module with access to the common bus structure according to the priority of each unit.
The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure.
REFERENCES:
patent: 3469239 (1969-09-01), Richmond et al.
patent: 3533065 (1970-10-01), McGilvray et al.
patent: 3533082 (1970-10-01), Schnabel et al.
patent: 3544973 (1970-12-01), Borck et al.
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3560935 (1971-02-01), Beers
patent: 3609704 (1971-09-01), Schurter
patent: 3641505 (1972-02-01), Artz et al.
patent: 3688274 (1972-08-01), Cormier et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 3768074 (1973-10-01), Sharp et al.
patent: 3795901 (1974-03-01), Boehm et al.
patent: 3805039 (1974-04-01), Stiffler
patent: 3820079 (1974-06-01), Bergh et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 3879712 (1975-04-01), Edge et al.
patent: 3893084 (1975-07-01), Kotok et al.
patent: 3895353 (1975-07-01), Dalton
patent: 3984814 (1976-10-01), Bailey, Jr. et al.
patent: 3991407 (1976-11-01), Jordan, Jr. et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4032893 (1977-06-01), Moran
patent: 4096571 (1978-06-01), Vander May
patent: 4096572 (1978-06-01), Namimoto
patent: 4112488 (1978-09-01), Smith
patent: 4130240 (1978-12-01), Millham et al.
patent: 4150428 (1979-04-01), Inrig et al.
patent: 4159470 (1974-06-01), Strojny et al.
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4177510 (1979-12-01), Appell et al.
patent: 4190821 (1980-02-01), Woodward
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4233682 (1980-11-01), Liebergot et al.
patent: 4245344 (1981-01-01), Richter
patent: 4253147 (1981-02-01), mcDougall et al.
patent: 4263649 (1981-04-01), Lapp
patent: 4279034 (1981-07-01), Baxter
patent: 4292669 (1981-09-01), Wollum et al.
patent: 4304001 (1981-12-01), Cupe
patent: 4310879 (1982-01-01), Pandeya
patent: 4323966 (1982-04-01), Whiteside et al.
patent: 4347563 (1982-08-01), Paredes et al.
patent: 4354267 (1982-10-01), Mori et al.
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4365295 (1982-12-01), Katzman et al.
patent: 4378588 (1983-03-01), Katzman et al.
patent: 4410983 (1983-10-01), Cupe
patent: 4438494 (1984-03-01), Budde et al.
patent: 4453215 (1984-06-01), Reid
patent: 4484273 (1984-11-01), Stiffler et al.
Rennels, "Architecture for Fault-Tolerant Spacecraft Computers," Proceedings IEEE, vol. 66, No. 10, pp. 1255-1268 (1978).
"Standard Specification for S-100 Bus Interface Devices", COMPUTER, vol. 12, No. 7, Jul. 1979, pp. 28-52.
Hamming, R. W., "Error Detecting and Error Correcting Codes", The Bell System Technical Journal, vol. XXVI, Apr., 1950, No. 2, pp. 147-160.
The Bell System Technical Journal, Sep. 1964, pp. 1845-1847, 1872-1877, 1966-1980, 2021-2022.
Electronics, "Computers People Can Count On", Jan. 27, 1983, pp. 93-105.
Gorsline, G. W., Computer Organization Hardware/Software, Prentice-Hall, Inc., 1980, pp. 221-227.
AFIPS Conference Proceedings, vol. 41, Part II, 1972, "C.mmp--a Multi-Mini-Processor", W. A. Wulf & C. G. Bell, pp. 765-777.
Computer Design, "Design Motivations for Multiple Processor Microcomputer Systems", vol. 17, Mar. 1978, pp. 81-89.
Computing Surveys, "Multiprocessor Organization--a Survey", vol. 9, No. 1, Mar. 1977, pp. 103-129.
Mano, M., Computer System Architecture, Prentice-Hall, Inc., 1982, pp. 454-473.
Baty Kurt F.
Dynneson Ronald E.
Falkoff Daniel M.
Hendrie Gardner C.
Reid Robert
Chan Eddie P.
Stratus Computer, Inc.
LandOfFree
Digital data processor apparatus with pipelined fault tolerant b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital data processor apparatus with pipelined fault tolerant b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processor apparatus with pipelined fault tolerant b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-849211