Boots – shoes – and leggings
Patent
1988-08-01
1989-09-12
Zache, Raulfe B.
Boots, shoes, and leggings
3642318, G06F 938
Patent
active
048666041
ABSTRACT:
A digital data processing apparatus utilizes a common bus structure for transferring information between functional units, including a processing unit, a peripheral control unit, and first and second memory units. Unit-to-unit information transfers are executed on the bus structure by pipelining signals representative of a transfer cycle that occurs during plural timing intervals and includes plural phases, where the phases of one cycle are non-overlapping and occur in sequence in different respective timing intervals of the transfer cycle. A signalling element periodically generates a first signal indicative the necessity to refresh at least one dynamic memory element in the first memory unit. A memory refresh element normally responds to that first signal for executing a memory refresh cycle during at least one timing interval common to first and second pipelined transfer cycles. A signal is generated indicating the onset of the memory refresh cycle. A memory update element can respond to the update cycle for transferring information from the first memory unit to the second memory unit during a timing interval common to first and second pipelined transfer cycles. The update element generates a signal indicating of the onset of the update cycle.
REFERENCES:
patent: 3469239 (1969-09-01), Richmond et al.
patent: 3533065 (1970-10-01), McGilvray et al.
patent: 3533082 (1970-10-01), Schnabel et al.
patent: 3544973 (1970-12-01), Borck, Jr. et al.
patent: 3548382 (1970-12-01), Lichty et al.
patent: 3560935 (1971-02-01), Beers
patent: 3609704 (1971-09-01), Schurter
patent: 3641505 (1972-02-01), Artz et al.
patent: 3665173 (1972-05-01), Bouricius et al.
patent: 3688274 (1972-08-01), Cormier et al.
patent: 3736566 (1973-05-01), Anderson et al.
patent: 3768074 (1973-10-01), Sharp et al.
patent: 3795901 (1974-03-01), Boehm et al.
patent: 3805039 (1974-04-01), Stiffler
patent: 3820079 (1974-06-01), Bergh et al.
patent: 3840861 (1974-10-01), Amdahl et al.
patent: 3879712 (1975-04-01), Edge et al.
patent: 3893084 (1975-07-01), Kotok et al.
patent: 3895353 (1975-07-01), Dalton
patent: 3984814 (1976-10-01), Bailey, Jr. et al.
patent: 3991407 (1976-11-01), Jordan, Jr. et al.
patent: 3997896 (1976-12-01), Cassarino, Jr. et al.
patent: 4001783 (1977-01-01), Monahan et al.
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4015246 (1977-03-01), Hopkins, Jr. et al.
patent: 4032893 (1977-06-01), Moran
patent: 4040034 (1977-08-01), Belady et al.
patent: 4059736 (1977-11-01), Perucca et al.
patent: 4075693 (1978-02-01), Fox et al.
patent: 4096571 (1978-06-01), Vander Mey
patent: 4096572 (1978-06-01), Namimoto
patent: 4099234 (1978-07-01), Woods et al.
patent: 4112488 (1978-09-01), Smith, III
patent: 4130240 (1978-12-01), Millham et al.
patent: 4150428 (1979-04-01), Inrig et al.
patent: 4159470 (1979-06-01), Strojny et al.
patent: 4167782 (1979-09-01), Joyce et al.
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4177510 (1979-12-01), Appell et al.
patent: 4190821 (1980-02-01), Woodward
patent: 4228496 (1980-10-01), Katzman et al.
patent: 4233682 (1980-11-01), Liebergot et al.
patent: 4245344 (1981-01-01), Richter
patent: 4253147 (1981-02-01), MacDougall et al.
patent: 4263649 (1981-04-01), Lapp, Jr.
patent: 4279034 (1981-07-01), Baxter
patent: 4292669 (1981-09-01), Wollum et al.
patent: 4304001 (1981-12-01), Cope
patent: 4310879 (1982-12-01), Pandeya
patent: 4323966 (1982-04-01), Whiteside et al.
patent: 4347563 (1982-08-01), Paredes et al.
patent: 4354267 (1982-10-01), Mori et al.
patent: 4356546 (1982-10-01), Whiteside et al.
patent: 4356550 (1982-10-01), Katzman et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4365295 (1982-12-01), Katzman et al.
patent: 4378588 (1983-03-01), Katzman et al.
patent: 4410983 (1983-10-01), Cope
patent: 4428044 (1984-01-01), Liron
patent: 4438494 (1984-03-01), Budde et al.
patent: 4453215 (1984-06-01), Reid
patent: 4486826 (1984-12-01), Wolff et al.
"A Highly Efficient Redundancy Scheme: Self-Purging . . . ", J. Losg, IEEE Transactions on Computers, V. c-25, N. 6, Jun. 1976, pp. 569-578.
The Architecture of Pipelined Computers, P. M. Kogge, McGraw-Hill.
"Standard Specification for S-100 Bus Interface Devices", K. A. Elmquist et al., Computer, Jul. 1979, vol. 12, No. 7, pp. 28-52.
"Design Motivations for Multiple Processor Microcomputer Systems", G. Adams et al., Computer Design, pp. 81-89.
"C.mmp--A Multi-Mini-Processor", W. A. Wulf et al., Afips Conference Proceedings, 1972 Computer Conference, V. 41, Pt. II, pp. 765-777.
"Fault Tolerant Systems", and Error Detection, T. Anderson et al., Fault Tolerance Principles and Practice, Prentice-Hall, 1981, pp. 93-145.
"Fault-Tolerant Microcomputer Systems for Aircraft", P. G. Depledge et al., pp. 205-220.
"Multiprocessor Organization--A Survey", P. H. Enslow, Jr., Computing Surveys, vol. 9, No. 1, Mar. 1977, pp. 103-129.
"Error Detecting and Error Correcting Codes", R. W. Hamming, The Bell System Technical Journal, vol. XXVI, No. 2, Apr. 1950, pp. 147-160.
"Organization of No. 1 ESS Central Processor", J. A. Harr et al., The Bell System Technical Journal, Sep. 1964, pp. 1845-2023.
"Pluribus--An Operational Fault-Tolerant Multiprocessor", D. Katsuki et al., Proceedings of the IEEE, V. 66, N. 10, Oct. 1978, pp. 1146-1159.
"A Hardware Redundancy Reconfiguration Scheme . . . ", S. Y. Su et al., IEEE Transactions on Computers, V. c-29, N. 3, Mar. 1980, pp. 254-258.
"The MIMD Organization--Multiprocessing", G. W. Gorsline, Computer Organization Hardware/Software, Prentice-Hall, 1980, pp. 221-227.
"Multiprocessor System Organization", M. M. Mano, Computer System Architecture, Prentice-Hall, 1982, pp. 454-473.
"Computers People Can Count On", T. Manuel, Electronics, Jan. 27, 1983, p. 93.
"Fault-Tolerant Computers--Multiprocessor Architecture Tunes in to Transaction Processing", K. Cohen, Electronics, Jan. 27, 1983, pp. 94-97.
"Fault-Tolerant Computers--Industrial-Control System Does Things in Threes for Safety", J. Wensley, Electronics, Jan. 27, 1983, pp. 98-102.
"Fault-Tolerant Computers--A Hardware Solution to Part Failures Totally Insulates . . . ", G. Hendrie, Electronics, Jan. 27, 1983, pp. 103-105.
"Architectures for Fault-Tolerant Spacecraft Computers", D. A. Rennels, Proceedings of the IEEE, V. 66, N. 10, Oct. 1978, pp. 1255-1268.
"N-Fail-Safe Logical Systems", T. Takaoka et al., IEEE Transactions on Computers, V. c-20, N. 5, May 1971, pp. 536-542.
Stratus Computer, Inc.
Zache Raulfe B.
LandOfFree
Digital data processing apparatus with pipelined memory cycles does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital data processing apparatus with pipelined memory cycles, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital data processing apparatus with pipelined memory cycles will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921690