Boots – shoes – and leggings
Patent
1985-07-22
1988-12-27
Chan, Eddie P.
Boots, shoes, and leggings
G06F 1300
Patent
active
047945214
ABSTRACT:
A cache memory capable of concurrently accepting and working on completion of more than one cache access from a plurality of processors connected in parallel. Current accesses to the cache are handled by current-access-completion circuitry which determines whether the current access is capable of immediate completion and either completes the access immediately if so capable or transfers the access to pending-access-completion circuitry if not so capable. The latter circuitry works on completion of pending accesses; it determines and stores for each pending access status information prescribing the steps required to complete the access and redetermines that status information as conditions change. In working on completion of current and pending accesses, the addresses of the accesses are compared to those of memory accesses in progress on the system.
REFERENCES:
patent: 4030431 (1987-01-01), Nishimura
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4056845 (1977-11-01), Churchill, Jr.
patent: 4097920 (1978-06-01), Ozga
patent: 4169284 (1979-09-01), Hogan et al.
patent: 4280176 (1981-07-01), Tan
patent: 4317168 (1982-02-01), Messina et al.
patent: 4344134 (1982-08-01), Barnes
patent: 4365292 (1982-12-01), Barnes et al.
patent: 4400768 (1983-08-01), Tomlinson
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4462072 (1984-07-01), Tague et al.
patent: 4462074 (1984-07-01), Linde
patent: 4463423 (1984-07-01), Potash et al.
patent: 4466061 (1984-08-01), DeSantis et al.
patent: 4468736 (1984-08-01), DeSantis et al.
patent: 4484262 (1984-11-01), Sullivan et al.
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4550367 (1985-10-01), Hattori et al.
patent: 4564900 (1986-01-01), Smitt
patent: 4564903 (1986-01-01), Guyette et al.
patent: 4586133 (1986-04-01), Steckler
patent: 4594655 (1986-06-01), Hao et al.
patent: 4636942 (1987-01-01), Chen et al.
patent: 4661900 (1987-04-01), Chen et al.
patent: 4722046 (1988-01-01), Kasrazadeh et al.
Yeh et al., "Shared Cache for Multiple-Stream Computer Systems", IEEE Trans. on Comp., vol. c-32, No. 1, Jan. 1983, pp. 38-47.
Rau, "Program Behavior and the Performance of Interleaved Memories", IEEE Trans. on Comp., vol. c-28, No. 3, Mar. 1979, pp. 191-199.
Driscoll, G. C. et al., "Split Cache with Variable Interleave Boundary", IBM Technical Disclosure Bulletin, vol. 22, No. 11, Apr. 1980, pp. 5183-5186.
Yamour, J., "Odd/Even Interleave Cache with Optimal Hardware Array Cost, Cycle Time and Variable Data Port Width", IBM Technical Disclosure Bulletin, vol. 23, No. 7B, Dec. 1980, pp. 3461-3463.
Smith, Alan J., "Cache Memories", ACM Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530.
Hoogendoorn, "Reduction of Memory Interference in Multiprocessor Systems", IEEE Proceedings of the 4th Annual Symposium on Computer Architecture, Mar. 1977.
Kuck, David J., "Parallel Processor Architecture--A Survey", 1975 Sagamore Computer Conference on Parallel Processing, pp. 15-39.
Fielland et al., "32-bit Computer System Shares Load Equally Among Up to 12 Processors", Electronic Design, Sep. 6, 1984, pp. 153-162, 164, 166, 168.
Yen et al., "Data Coherence Problem in a Multicache System", IEEE Transactions on Computers, vol. c-34, No. 1, Jan. 1985, pp. 56-65.
Blau Jonathan S.
Fredieu Robert L.
Ziegler Michael L.
Alliant Computer Systems Corporation
Chan Eddie P.
LandOfFree
Digital computer with cache capable of concurrently handling mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital computer with cache capable of concurrently handling mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer with cache capable of concurrently handling mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-871703