Patent
1981-02-23
1992-09-15
Larkins, William D.
357 15, 357 2, 357 59, H01L 2710
Patent
active
051482568
ABSTRACT:
In the disclosed computer, a plurality of register means for storing digital operands and control signals are in a semiconductor substrate; an arithmetic means for performing functional opertions on the operands are also in the substrate; an insulating layer covers the register means and the arithmetic means; and an interconnect matrix is on top of this insulating layer. The interconnect matrix includes pluralities of logic gates coupled through the insulating layer to the register means and arithmetic means and selectively interconnects them in response to the control signals.
REFERENCES:
patent: 3987418 (1976-10-01), Buchanan
patent: 4070654 (1978-01-01), Tachi
patent: 4099260 (1978-07-01), Lynes et al.
patent: 4146902 (1979-03-01), Tanimoto et al.
patent: 4149302 (1979-04-01), Cook
patent: 4203123 (1980-05-01), Shanks
patent: 4220961 (1980-09-01), Werner
patent: 4424579 (1984-01-01), Roesner
patent: 4442507 (1984-04-01), Roesner
Genter Melvyn E.
Potash Hanan
Roesner Bruce B.
Fassbender Charles J.
Larkins William D.
Starr Mark T.
Unisys Corporation
LandOfFree
Digital computer having an interconnect mechanism stacked above does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital computer having an interconnect mechanism stacked above , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital computer having an interconnect mechanism stacked above will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-740473