Pulse or digital communications – Cable systems and components
Reexamination Certificate
2004-09-22
2011-12-27
Liu, Shuwang (Department: 2611)
Pulse or digital communications
Cable systems and components
C375S244000
Reexamination Certificate
active
08085857
ABSTRACT:
A method and an apparatus are described for sensing of a multi-state signal. An embodiment of a method includes driving a digital input line with a signal, the signal alternating between a first state and a second state. The method further includes sensing one or more values of the digital input line, and determining a state of the digital input line based on the sensed values.
REFERENCES:
patent: 3610954 (1971-10-01), Treadway
patent: 3925614 (1975-12-01), Bousmar
patent: 3938184 (1976-02-01), DeFrancesco et al.
patent: 4128812 (1978-12-01), Pavlis
patent: 4218771 (1980-08-01), Hogge, Jr.
patent: 4330863 (1982-05-01), Wright
patent: 4339731 (1982-07-01), Adams
patent: 4520489 (1985-05-01), Hogge, Jr.
patent: 4535459 (1985-08-01), Hogge, Jr.
patent: 4538283 (1985-08-01), Hogge, Jr.
patent: 4555789 (1985-11-01), Hogge, Jr.
patent: 4561098 (1985-12-01), van Tol
patent: 4565976 (1986-01-01), Campbell
patent: 4584695 (1986-04-01), Wong et al.
patent: 4587653 (1986-05-01), Hogge, Jr.
patent: 4686481 (1987-08-01), Adams
patent: 4724401 (1988-02-01), Hogge, Jr. et al.
patent: 4744084 (1988-05-01), Beck et al.
patent: 4788512 (1988-11-01), Hogge, Jr. et al.
patent: 4811361 (1989-03-01), Bacou et al.
patent: 4821293 (1989-04-01), Shimizume et al.
patent: 4884041 (1989-11-01), Walker
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 4940904 (1990-07-01), Lin
patent: 5015970 (1991-05-01), Williams et al.
patent: 5036298 (1991-07-01), Bulzachelli
patent: 5111486 (1992-05-01), Oliboni et al.
patent: 5164966 (1992-11-01), Hershberger
patent: 5237219 (1993-08-01), Cliff
patent: 5243233 (1993-09-01), Cliff
patent: 5256963 (1993-10-01), Johnson
patent: 5260608 (1993-11-01), Marbot
patent: 5268937 (1993-12-01), Marbot
patent: 5305453 (1994-04-01), Boudry et al.
patent: 5315271 (1994-05-01), Pascual et al.
patent: 5446768 (1995-08-01), Griffin et al.
patent: 5455540 (1995-10-01), Williams
patent: 5477176 (1995-12-01), Chang et al.
patent: 5486824 (1996-01-01), Kinerk et al.
patent: 5592125 (1997-01-01), Williams
patent: 5737612 (1998-04-01), Ansel
patent: 5809312 (1998-09-01), Ansel
patent: 5969543 (1999-10-01), Erickson et al.
patent: 5969648 (1999-10-01), Garnett
patent: 5990704 (1999-11-01), Erickson et al.
patent: 6282231 (2001-08-01), Norman et al.
patent: 6421757 (2002-07-01), Wang et al.
patent: 6535831 (2003-03-01), Hudson et al.
patent: 2573592 (1986-05-01), None
patent: 2588433 (1987-04-01), None
Charles R. Hogge, Jr., “A Self Correcting Clock Recovery Circuit,” Journal of Lightwave Technology, vol. LT-3, No. 6, Dec. 1985, pp. 1312-1314; 5 pages.
Lee et al., “A 155-MHz Clock Recovery Delay- and Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1736-1746; 12 pages.
David G. Messerschmitt, “Frequency Detectors for PLL Acquisition in Timing and Carrier Recovery,” IEEE Transactions on Communications, vol. COM-27, No. 9, Sep. 1979, pp. 1288-1295; 8 pages.
Llewellyn et al., “Session I: High-Speed Data Recovery WAM 1.1: A 33Mb/s Data Synchronizing Phase-Locked-Loop Circuit,” Digest of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 17, 1988; pp. 12-13, 276-277; 4 pages.
Lai et al., “A Monolithic 622Mb/s Clock Extraction Data Retiming Circuit,” ISSCC, 1991, Hewlett-Packard, pp. 144-145; 2 pages.
Walker et al., “A 1.5 Gb/s Link Interface Chipset for Computer Data Transmission,” IEEE Journal on Selected Areas in Communications, vol. 9, No. 5, Jun. 1991, pp. 698-703; 6 pages.
Walker et al., “A Two-Chip 1.5-GBd Serial Link Interface,” IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1805-1810; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/316,121 dated Sep. 16, 1997; 1 page.
USPTO Advisory Action for U.S. Appl. No. 08/316,121 dated Aug. 14, 1997; 1 page.
USPTO Final Rejection for U.S. Appl. No. 08/316,121 dated Apr. 25, 1997; 6 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/316,121 dated Aug. 29, 1996; 9 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 08/316,121 dated Jan. 26, 1996; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 08/920,124 dated Apr. 14, 1998; 3 pages.
Cypress Semiconductor Corporation
Liu Shuwang
Neff Michael
LandOfFree
Digital-compatible multi-state-sense input does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital-compatible multi-state-sense input, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital-compatible multi-state-sense input will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4314041