Digital comparator circuit

Details Digital comparator circuit Digital comparator circuit

1992-02-13

1993-11-09

Zazworsky, John

Communications: electrical

Digital comparator systems

307360, G05B 103, G06F 702

Patent

active

052606805

ABSTRACT:
A comparator circuit is provided that determines whether a given value is within a selected compare range. The comparator circuit electronically implements a Ling Adder algorithm to perform comparisons. The circuit operates at a high speed and requires fewer components compared to circuitry implementing a conventional carry look ahead algorithm. The circuit may be implemented in CMOS technology.

REFERENCES:
patent: 3845465 (1974-10-01), Hosick et al.
patent: 4097844 (1978-06-01), Moyer
patent: 4797650 (1989-01-01), Pickett
patent: 4903005 (1990-02-01), Sakashita et al.
Huey Ling, "High-Speed Binary Adder", IBJ. J. Res. Develop., vol. 25, No. 3, May 1981, pp. 157-166.
Leo C. M. Pfennings, et al., "Differential Split-Level CMOS Logic for Subnanosecond Speeds", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 1050-1055.
Shih-Lien Lu, "Implementation of Iterative Networks with CMOS Differential Logic", IEEE Journal of Solid-State Circuits, vol. 23, No. 4, Aug. 1988, pp. 1013-1017.
Masakazu Shoh, "FET Scaling in Domino CMOS Gates", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 5, Oct. 1985, pp. 1067-1071.
Mark G. Johnson, "A Symmetric CMOS NOR Gate for High-Speed Applications", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1233-1236.
"Pipelined Carry-Lookahead Adder for Fixed-Point Arithmetic", IBM Technical Disclosure Bulletin, vol. 28, No. 9, Feb. 1986, pp. 4106-4108.
W. R. Griffin et al., "CMOS Four-Way XOR Circuit", IBM Technical Disclosure Bulletin, vol. 25, No. 11B, Apr. 1983, pp. 6066-6067.
V. Friedman et al., "Dynamic Logic CMOS Circuits", IEEE Journal of Solid-State Circuits, vol. SC-19, No. 2, Apr. 1984, pp. 263-266.
Richard P. Brent, "A Regular Layout for Parallel Adders", IEEE Transactions on Computers, vol. C-31, No. 3, Mar. 1982, pp. 260-264.
Nelson F. Goncalves et al., "NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures", IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983, pp. 261-266.
J. Sklansky, "Conditional-Sum Addition Logic", IRE Transactions on Electronic Computers, Jun. 1960, pp. 226-230.
Damu Radhakrishnan, et al., "Formal Design Procedures for Pass Transistor Switching Circuits", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 2, Apr. 1985, pp. 531-536.
Alan D. Berenbaum et al., "CRISP: A Pipelined 32-bit Microprocessor with 13-kbit of Cache Memory", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 776-782.
Shigeo Kuninobu et al., "Design of High Speed MOS Multiplier and Divide: Using Redundant Binary Representation", 1987 IEEE, pp. 80-86.
Inseok S. Hwang, et al., "A 3.1 ns 32b CMOS Adder in Multiple Output Domino Logic", IEEE International Solid-State Circuit Conference, Feb. 18, 1988, pp. 140-141.
Kan M. Chu et al., "A Comparison of CMOS Circuit Techniques: Differential Cascode Voltage Switch Logic Versus Conventional Logic", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, Aug. 1987, pp. 528-532.
Vojin G. Oklobdzija et al., "Some Optimal Schemes for ALU Implementation in VLSI Technology", 1985 IEEE, pp. 2-8.
Timothy A. Grotjohn, "Sample-Set Differential Logic (SSDL) for Complex High-Speed VLSI", IEEE Journal of Solid-State Circuits, vol. SC-12, No. 2, Apr. 1986, pp. 367-369.
Vojin G. Oklobdzija et al., "Design-Performance Trade-Offs in CMOS Domino Logic", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 2, Apr. 1986, pp. 304-309.
R. H. Krambeck, "High-Speed Compact Circuits with CMOS", IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982, pp. 614-619.
David J. Myers et al., "A Design Style for VLSI CMOS", IEEE Journal of Solid-State Circuits, vol. SC-20, No. 3, Jun. 1985, pp. 741-745.
Gary Bewick et al., "Approaching a Nanosecond: A 32 bit Adder", Computer Systems Laboratory, Stanford University, pp. 1-8.
Lawrence G. Heller et al., "Cascode Voltage Switch Logic: A Differential CMOS Logic Family", 1984 IEEE International Solid-State Circuits Conference, Feb. 1984, pp. 16-17.
Jacobus A. Pretorius, et al., "Latched Domino CMOS Logic", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 4, Aug. 1986, pp. 514-522.
Kan M. Chu, et al., "Design Procedures for Differential Cascode Voltage Switch Circuits", IEEE Journal of Solid-State Circuits, vol. SC-21, No. 6, Dec. 1986, pp. 1081-1087.

Affiliated with

Also associated with

Rating

Digital comparator circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital comparator circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital comparator circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1145910