Digital communications using serialized delay line

Details Digital communications using serialized delay line Digital communications using serialized delay line

1997-11-17

2000-02-29

Young, Brian

Coded data generation or conversion

Digital code to digital code converters

Serial to parallel

341101, H03M 900

Patent

active

060314737

ABSTRACT:
A digital data transmission system used to transfer data between devices implements a serial bus to interconnect the devices. The system includes a delay line serializer having a bit serializer and a detection delay line to convert parallel data into serial data for transmission on the serial data bus. An optional clock multiplier coupled to a local clock increases the rate in which data is transferred onto the serial bus.

REFERENCES:
patent: 5034908 (1991-07-01), Hartley et al.
patent: 5132572 (1992-07-01), Woo
patent: 5220216 (1993-06-01), Woo
patent: 5227679 (1993-07-01), Woo
patent: 5264745 (1993-11-01), Woo
patent: 5349612 (1994-09-01), Guo et al.
patent: 5363419 (1994-11-01), Ho
patent: 5367542 (1994-11-01), Guo
patent: 5400370 (1995-03-01), Guo
patent: 5451894 (1995-09-01), Guo
patent: 5452333 (1995-09-01), Guo et al.
patent: 5457336 (1995-10-01), Fang et al.
patent: 5457719 (1995-10-01), Guo et al.
patent: 5490282 (1996-02-01), Dreps et al.

Affiliated with

Also associated with

Rating

Digital communications using serialized delay line does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital communications using serialized delay line, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital communications using serialized delay line will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-686980