Digital communication extender system and method

Details Digital communication extender system and method Digital communication extender system and method

2003-03-14

2008-08-05

Payne, David C. (Department: 2611)

Pulse or digital communications

Cable systems and components

C323S316000, C375S288000, C379S399010, C379S401000, C379S414000, C455S282000

Reexamination Certificate

active

07408993

ABSTRACT:
An extender circuit for handling a communication signal transmitted over a transmission line includes a voltage clamp and a current booster circuit. The voltage clamp is connected to a receive end of the transmission line and is operable to clamp a reflection signal caused by the communication signal received at the receive end of the transmission line. The current booster circuit is connected to the receive end of the transmission line and is operable to provide a boost current at the receive end of the transmission line during a positive transition of the communication signal.

REFERENCES:
patent: 4230910 (1980-10-01), Simokat
patent: 4590394 (1986-05-01), Pace
patent: 4658440 (1987-04-01), Pavio et al.
patent: 4943739 (1990-07-01), Slaughter
patent: 5099366 (1992-03-01), Ahlgrim
patent: 5119365 (1992-06-01), Warner et al.
patent: 5376088 (1994-12-01), Glaros
patent: 5426389 (1995-06-01), Webster
patent: 5528167 (1996-06-01), Samela et al.
patent: 5606284 (1997-02-01), Tamesue et al.
patent: 5644214 (1997-07-01), Lee
patent: 5761251 (1998-06-01), Wender
patent: 5917468 (1999-06-01), Han
patent: 5995168 (1999-11-01), Yagi
patent: 6114840 (2000-09-01), Farrell et al.
patent: 6204654 (2001-03-01), Miranda et al.
patent: 6304615 (2001-10-01), Webster
patent: 6489838 (2002-12-01), Tsinker
patent: 6492876 (2002-12-01), Kamal et al.
patent: 2001/0036193 (2001-11-01), Kori
patent: 2001/0052811 (2001-12-01), Kim
patent: 2003/0043897 (2003-03-01), Papanikolaou et al.
patent: 3545263 (1985-12-01), None
patent: 073400 (1982-08-01), None
patent: 90313649.7 (1991-07-01), None
patent: 0445057 (1991-09-01), None
patent: 94300490.3 (1994-08-01), None
patent: 1065850 (2001-01-01), None
patent: 2-2665808 (1990-08-01), None
Johns, David, Martin, Ken “Analog Integrated Circuit Design”, University of Toronto, John Wiley & Sons, pp. 1-3.
Gray, Paul R., Meyer, Robert G. “Analysis and Design of Analog Integrated Circuits”, John Wiley & Sons, pp. 1-3.
Skakiba, Mohammea Hossein, WP 23.3 A 2.Gb/s Adaptive Cable Equalizer, 1999 IEEE International Solid-State Circuits Conference, pp. 1-10.
Baker, Alan J., “FA 10.7: An Adaptive Cable Equalizer for Serial Digital Video Rates to 400Mb/s”, 1999 IEEE International Solid State Circuits Conference, pp. 1-2.
Maxim Integrated Products, “3.2Gbps Adaptive Qualizer”, pp. 1-10., Sunnvale California.
DDWG, Digital Display Working Group, “Digital Visual Interface DVI”, Revision 1.0, pp. 1-76, Apr. 2, 1999.
InFocus Corporation, “Digital Visual Interface DVI”, Nov. 2001, pp. 1-10.
Chang, Luke, Goodart, Joe, “Digital Visual Interface”, May 2000, Technology Brief, pp. 1-4.

Affiliated with

Also associated with

Rating

Digital communication extender system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital communication extender system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital communication extender system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4008628