Digital clock recovery loop

Details Digital clock recovery loop Digital clock recovery loop

1996-08-29

1998-06-30

Mis, David

Oscillators

Automatic frequency stabilization using a phase or frequency...

Afc with logic elements

331 4, 331 17, 331 25, 327157, 327159, 375376, H03L 7089, H03L 710

Patent

active

057740224

ABSTRACT:
A communications system including a clock recovery circuit that extracts a clock signal from incoming digital data, the clock recovery circuit including a voltage controlled oscillator having a control node and having an output producing an output wave having a frequency that varies in response to a voltage applied to the control node; charge pump and loop filter circuitry that controls the rate of change of the voltage on the control node of the voltage controlled oscillator; a start-up circuit that performs frequency detection and, in conjunction with the charge pump and loop filter circuitry, adjusts the voltage on the control node of the voltage controlled oscillator; and a state machine that performs phase detection and adjusts the voltage on the control node of the voltage controlled oscillator.

REFERENCES:
patent: 4572976 (1986-02-01), Fockens
patent: 4724427 (1988-02-01), Carroll
patent: 4854328 (1989-08-01), Pollack
patent: 4857893 (1989-08-01), Carroll
patent: 4862160 (1989-08-01), Ekchian et al.
patent: 4870419 (1989-09-01), Baldwin et al.
patent: 4888591 (1989-12-01), Landt et al.
patent: 4890072 (1989-12-01), Espe et al.
patent: 4912471 (1990-03-01), Tyburski et al.
patent: 5086389 (1992-02-01), Hassett et al.
patent: 5134085 (1992-07-01), Gilgen et al.
patent: 5144314 (1992-09-01), Malmberg et al.
patent: 5164985 (1992-11-01), Nysen et al.
patent: 5175774 (1992-12-01), Truax et al.
patent: 5272367 (1993-12-01), Dennison et al.
patent: 5287112 (1994-02-01), Schuermann
patent: 5300875 (1994-04-01), Tuttle
patent: 5323150 (1994-06-01), Tuttle
patent: 5365551 (1994-11-01), Snodgrass et al.
patent: 5374930 (1994-12-01), Schuermann
patent: 5406263 (1995-04-01), Tuttle
patent: 5420757 (1995-05-01), Eberhardt et al.
patent: 5448242 (1995-09-01), Sharpe et al.
patent: 5455540 (1995-10-01), Williams
patent: 5461385 (1995-10-01), Armstrong
patent: 5471212 (1995-11-01), Sharpe et al.
patent: 5489546 (1996-02-01), Ahmad et al.
patent: 5500650 (1996-03-01), Snodgrass et al.
patent: 5530383 (1996-06-01), May
patent: 5577086 (1996-11-01), Fujimoto et al.
"CMOS Analog Integrated Circuits Based on Weak Inversion Operation", by Eric Vittoz and Jean Fellrath, IEEE Journal of Solid State Circuits, vol. SC-12, No. 3, Jun. 1977, pp. 224-231.
Mitsubishi Motors Corporation Web page Aug. 22, 1996 17:58:48 http://www.mitsubishi-motors.co. jp . . . r/products/Eclipse/eclipse 04.html.
"Digital RF/ID Enhances GPS", by John R. Tuttle, Proceedings of the Second Annual Wireless Symposium, pp. 406-411, Feb. 15-18, 1994, Santa Clara, CA.
"Micron Morning Report", The Idaho Statesman, Jul. 16, 1993., p. 3.; Beebe, P.
"A Low-Power Spread Spectrum CMOS RFIC for Radio Identification Applications", by John R. Tuttle, Conference Proceedings from RF Expo West, pp. 216-222, Mar. 22-24, 1994, San Jose, CA.

Affiliated with

Also associated with

Rating

Digital clock recovery loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock recovery loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock recovery loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1864094