Digital clock recovery circuit apparatus

Details Digital clock recovery circuit apparatus Digital clock recovery circuit apparatus

1985-08-26

1987-10-13

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307479, 307262, 307511, 307518, 307527, 328 63, 328 72, 328109, H03K 3017, H03K 117

Patent

active

047000848

ABSTRACT:
A circuit for using a high speed clock and a counter to obtain a recovered clock with incoming data resetting the counter whenever a logic "1" of more than a predetermined number of high speed clocks is received. Further, the presence of a data out logic "1" inhibits the reaction of the circuit to any further input pulses during the time necessary to generate the retimed data output logic "1".

REFERENCES:
patent: 3755748 (1973-08-01), Carlow et al.
patent: 3894246 (1975-07-01), Torgrim
patent: 4025866 (1977-05-01), Fletcher et al.
patent: 4641044 (1987-02-01), Shiraishi

Affiliated with

Also associated with

Rating

Digital clock recovery circuit apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock recovery circuit apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock recovery circuit apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-412953