Digital clock phase recovery circuits for data receiver

Details Digital clock phase recovery circuits for data receiver Digital clock phase recovery circuits for data receiver

1979-06-11

1980-10-21

Robinson, Thomas A.

Pulse or digital communications

Spread spectrum

Direct sequence

328155, H04L 700

Patent

active

042298237

ABSTRACT:
To stabilize the phase of bit rate clock signals recovered from a self-clocking data signal, e.g., a Manchester coded signal, extra signal level transition pulses (58) occurring during intervals of successive bits of the same info bit type are inverted (59) to reinforce the desired phase of the bit-rate frequency component.

REFERENCES:
patent: 3404231 (1968-10-01), Aaron et al.
patent: 3659286 (1972-04-01), Perkins et al.
patent: 3820031 (1974-06-01), Smithlin
patent: 3967061 (1976-06-01), Dobias
patent: 4029900 (1977-06-01), Addeo
patent: 4088831 (1978-05-01), Butcher et al.
patent: 4142065 (1979-02-01), Tannhauser

Affiliated with

Also associated with

Rating

Digital clock phase recovery circuits for data receiver does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock phase recovery circuits for data receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock phase recovery circuits for data receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2026958