Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2007-01-02
2007-01-02
Le, Dinh T. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S276000, C327S236000
Reexamination Certificate
active
10837186
ABSTRACT:
A delay line for a digital clock manager includes a tap delay structure and a trim delay structure. The trim delay structure includes a first buffer coupled to receive a clock signal from the tap delay structure, and in response, provide a delayed clock signal to a set of clock lines. The trim delay structure also includes a capacitive trim unit having a plurality of capacitive trim elements tapped off the set of clock lines. The capacitive trim elements are selectively enabled or disabled, thereby introducing additional delay to the delayed clock signal on the set of clock lines. Each capacitive trim element can include a transmission gate structure, which is turned on to introduce significant junction capacitance to the set of clock lines. The trim delay structure can also include a second buffer adapted to buffer the delayed clock signal on the set of clock lines.
REFERENCES:
patent: 5068628 (1991-11-01), Ghoshal
patent: 5283631 (1994-02-01), Koerner et al.
patent: 5465076 (1995-11-01), Yamauchi et al.
patent: 5489864 (1996-02-01), Ashuri
patent: 5644262 (1997-07-01), Bazes
patent: 5646564 (1997-07-01), Erickson et al.
patent: 5712884 (1998-01-01), Jeong
patent: 5714907 (1998-02-01), Bazes
patent: 5796673 (1998-08-01), Foss et al.
patent: 5963074 (1999-10-01), Arkin
patent: 6043717 (2000-03-01), Kurd
patent: 6073259 (2000-06-01), Sartschev et al.
patent: 6104223 (2000-08-01), Chapman et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6150862 (2000-11-01), Vikinski
patent: 6151356 (2000-11-01), Spagnoletti et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6194930 (2001-02-01), Matsuzaki et al.
patent: 6289068 (2001-09-01), Hassoun et al.
patent: 6292040 (2001-09-01), Iwamoto et al.
patent: 6400180 (2002-06-01), Wittig et al.
patent: 6400735 (2002-06-01), Percey
patent: 6501309 (2002-12-01), Tomita
patent: 0655840 (1994-11-01), None
patent: 0704975 (1996-04-01), None
patent: 5-191233 (1993-07-01), None
patent: WO97/40576 (1997-10-01), None
patent: WO99/14759 (1999-03-01), None
patent: WO 99/67882 (1999-12-01), None
Microelectronics Group, Lucent Technologies, Inc., Preliminary Data Sheet, May 1998, ORCA OR3Cxx (5 V), and OR3Txxx (3.3 V) Series Field-Programmable Gate Arrays, pp. 3, 69-80, available from Microelectronics Group, Lucent Technologies, Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103.
“Actel ES Family Digital Phase Lock Loop Usage”, by Joel Landry, Sep. 17, 1996, pp. 1-5, available from Actel Corp., 955 East Arques Avenue, Sunnyvale, California 94086.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002; pp. 49-58 and 180-201, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
U.S. Appl. No. 10/792,055, filed Mar. 2, 2004, Lu.
U.S. Appl. No. 10/618,404, filed Jul. 11, 2003, Young.
U.S. Appl. No. 09/684,529, filed Oct. 6, 2000, Logue et al.
U.S. Appl. No. 09/684,540, filed Oct. 6, 2000, Young et al.
U.S. Appl. No. 10/837,210, filed Apr. 30, 2004, Percey et al.
U.S. Appl. No. 10/837,324, filed Apr. 30, 2004, Pang et al.
U.S. Appl. No. 10/837,059, filed Apr. 30, 2004, Logue et al.
U.S. Appl. No. 10/683,944, filed Oct. 1, 2003, Young.
Morrison Shawn K.
Pang Raymond C.
Hoffman E. Eric
King John J.
Le Dinh T.
Liu Justin
Xilinx , Inc.
LandOfFree
Digital clock manager capacitive trim unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital clock manager capacitive trim unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock manager capacitive trim unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3727397