Digital clock frequency multiplier

Details Digital clock frequency multiplier Digital clock frequency multiplier

2006-10-03

2008-07-01

Richards, N. Drew (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S119000, C377S047000

Reexamination Certificate

active

07394299

ABSTRACT:
A digital clock frequency multiplier (100) for increasing an input frequency of an input clock signal includes a generator (102) that receives the input clock signal and a high frequency digital signal. The generator (102) divides a count (Nhf) of a number of cycles of the high frequency digital signal in one period of the input clock signal by a predetermined multiplication factor (MF) for generating an output clock signal. The output clock signal has a predetermined output frequency.

REFERENCES:
patent: 3673391 (1972-06-01), Lougheed
patent: 4025866 (1977-05-01), Fletcher et al.
patent: 4244027 (1981-01-01), Shai
patent: 4339722 (1982-07-01), Sydor et al.
patent: 6788120 (2004-09-01), Nguyen
patent: 6876236 (2005-04-01), Aman
patent: 6906562 (2005-06-01), Nguyen
patent: 7132863 (2006-11-01), Wadhwa et al.
patent: 7236557 (2007-06-01), Nguyen

Affiliated with

Also associated with

Rating

Digital clock frequency multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock frequency multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock frequency multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3964340