Digital clock frequency multiplier

Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Frequency or repetition rate conversion or control

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

327116, 327119, 327284, H03B 1900

Patent

active

060086769

ABSTRACT:
This invention describes a circuit and method for creating a double clock frequency. The circuit uses a sequence of delay elements to delay the primary clock. A delay detector determines when a delayed clock is out of phase with the primary clock. A delay is selected that is one half the delay producing the out of phase delayed clock. The selected delay is used to combine with the primary clock to produce a double clock frequency. Control signals for selecting the "half" delayed clock are latched to prevent clock jitter and spurious signal from producing error signals in the double frequency clock. Different duty cycles can be established by varying the selected delay.

REFERENCES:
patent: 4600895 (1986-07-01), Landsman
patent: 4799022 (1989-01-01), Skierszkan
patent: 5530387 (1996-06-01), Kim

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Digital clock frequency multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock frequency multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock frequency multiplier will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2385003

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.