Digital clock frequency doubler

Details Digital clock frequency doubler Digital clock frequency doubler

2006-11-07

2006-11-07

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Frequency or repetition rate conversion or control

C327S122000

Reexamination Certificate

active

07132863

ABSTRACT:
A digital clock frequency doubler for increasing an input frequency of an input clock signal includes an input block, and a generator block. The input block receives the input clock signal, and generates a pulse signal having an ON period equal to the input clock signal period. The generator block is coupled to the input block. The generator block receives the pulse signal and divides a period of the pulse signal by a period of a high frequency digital signal and then generates an output clock signal with an output frequency that is about two times the input frequency.

REFERENCES:
patent: 4596954 (1986-06-01), Haque
patent: 4967160 (1990-10-01), Quievy et al.
patent: 5111066 (1992-05-01), Artieri et al.
patent: 5297179 (1994-03-01), Tatsumi
patent: 5365181 (1994-11-01), Mair
patent: 5530387 (1996-06-01), Kim
patent: 5537068 (1996-07-01), Konno
patent: 6046594 (2000-04-01), Mauretic
patent: 6259283 (2001-07-01), Nguyen
patent: 6337588 (2002-01-01), Chen
patent: 6351756 (2002-02-01), Taniyoshi
patent: 6876236 (2005-04-01), Aman

Affiliated with

Also associated with

Rating

Digital clock frequency doubler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital clock frequency doubler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital clock frequency doubler will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3700381