Multiplex communications – Diagnostic testing – Determination of communication parameters
Reexamination Certificate
2005-12-20
2005-12-20
Nguyen, Brian (Department: 2661)
Multiplex communications
Diagnostic testing
Determination of communication parameters
C370S463000, C716S030000
Reexamination Certificate
active
06977907
ABSTRACT:
A method for specifying and synthesizing a synchronous digital circuit by first accepting a specification of an asynchronous system in which stored values are updated according to a set of state transition rules. For instance, the state transition rules are specified as a Term Rewriting System (TRS) in which each rule specifies a number of allowable state transitions, and includes a logical precondition on the stored values and a functional specification of the stored values after a state transition in terms of the stored values prior to the state transition. The specification of the asynchronous circuit is converted into a specification of an synchronous circuit in which a number of state transitions can occur during each clock period. The method includes identifying sets of state transitions, for example by identifying sets of TRS rules, that can occur during a single clocking period and forming the specification of the synchronous circuit to allow any of the state transitions in a single set to occur during any particular clocking period.
REFERENCES:
patent: 4114189 (1978-09-01), Davis
patent: 5541850 (1996-07-01), Vander Zanden et al.
patent: 5905664 (1999-05-01), Ko et al.
patent: 5912678 (1999-06-01), Saxena et al.
patent: 6099577 (2000-08-01), Isobe
patent: 6216260 (2001-04-01), Neyfakh
patent: 6275973 (2001-08-01), Wein
patent: 6578187 (2003-06-01), Yasuda
patent: 0329233 (1989-10-01), None
patent: 082902120 (1997-09-01), None
Arvind et al., “Using Term Rewriting Systems to Design and Verify Processors”, IEEE Micro Special Issue, May/Jun. 1999.
Babb et al., “Parallelizing Applications into Silicon”, MIT Laboratory of Computer Science, Apr. 1999.
Cook et al., “Formal verification of explicitly parallel microprocessors”, Mar. 5, 1999.
Gupta et al., “Hardware-software Co-synthesis for Digital Systems”, Computer Science Laboratory, Stanford University, 1993.
Liao et al., “An Efficient Implementation of Reactivity for Modeling Hardware int ehScenic Design Environment”, University of California at Irvine, 1997.
Matthews et al., “Microprocessor Specification in Hawk”, 1998.
Polyneer et al., “A TRS Model for a Modern Microprocessor”, MIT Computation Structures Group Memo 408, Jun. 25, 1998.
Shen et al., “Design and Verification of Speculative Processors”, MIT Computations Structures Group Memo 400 (B), 1998.
Shen et al., “Modeling and Verification of ISA Implementations”, MIT Computations Structures Group Memo 400 (A), 1998.
Shen et al., “Using Term Rewriting Systems to Design and Verify Processors” Massachusetts Institute of Technology (Jun. 1999).
Subrahmanyam et al., Ayutomated Synthesis of Mixed-Mode (Asynchronous and Synchronous) Systems AT&T Technical Journal (Jan. 1991).
Windley, P., “Verifying Pipelined Microprocessors”, Brigham Young University, 1995.
Windley, P., “Specifying Instruction-Set Architecture in HOL: A Primer”, Brigham Young University, 1994.
Hoe James C.
Mithal Arvind
Fish & Richardson P.C.
Massachusetts Institute of Technology
Nguyen Brian
LandOfFree
Digital circuit synthesis system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuit synthesis system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuit synthesis system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3517662