Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-12-06
2005-12-06
Broda, Esq., Samuel (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S022000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06973420
ABSTRACT:
A self-resetting circuit is simulated in a switch-level simulator using simulation models that can conditionally treat an unknown value on an input node as a known value. An attribute is included with the simulation model. The attribute specifies to the simulator whether to treat an unknown value as a logical zero or a logical one. A single attribute can be associated with the simulation model, or one attribute can be associated with each input node. Self-resetting circuits can be simulated from an initial state that includes unknown states. The proper logical initialization behavior can be simulated while still allowing the self-resetting circuit to propagate unknown states during normal operation and simulation.
REFERENCES:
patent: 5991523 (1999-11-01), Williams et al.
patent: 6496038 (2002-12-01), Sprague et al.
patent: 6531897 (2003-03-01), Milshtein et al.
patent: 6542006 (2003-04-01), Sprague et al.
patent: 6567337 (2003-05-01), Sprague et al.
Bening, “A Two-State Methodology for RTL Logic Simulation,” Proceedings of the 36th Design Automation Conference, pp. 672-677 (Jun. 1999).
Smith, “Set-and-See Switch-Level Simulation for VLSI Functional Verification,” IEEE 39th Midwest Symposium on Circuits and System, vol. 1 pp. 402-405 (Aug. 1996).
Maxfield, “Xs' in Digital Simulation: Beware, Here be Dragons,” EDN Access, downloaded text from http://www.e-insite.net/ednmag/archives/1995/101295/21df4.htm (Oct. 1995).
Van Gendered, “Network Intialization in a Switch-Level Simulator,” Proceedings of the 1995 European Design and Test Conference, p. 596 (Mar. 1995).
Anonymous, “IEEE Standard Multivalue Logic System for VHDL Model Interoperability (Std—logic—1164),” IEEE Standards Board, pp. 1-17 (Mar. 1993).
Cheng et al, “A Sequential Circuit Test Generator Using Threshold-Value Simulation,” 18th International Symposium on Fault-Tolerant Computing, pp. 24-29 (Jun. 1988).
Bryant, R.E., “A Switch-level Model and Simulator for MOS Dogital Systems”,IEEE Transactions on Computers, C-33, 2, 160-177, (Feb. 1984).
Bryant, R.E., “Algorithmic Aspects of Symbolic Switch Network Analysis”,IEEE Transactions on Computer-Aided Design,vol. CAD-6, 618-633, (Jul. 1987).
Bryant, R.E., “Boolean Analysis of MOS Circuits”,IEEE Transactions on Computer-Aided Desing,vol. CAD-6, 634-649, (Jul. 1987).
Wehbeh, Jalal A., et al., “On the Initialization of Sequential Circuits”,Proc. IEEE International Test Conference,(1994), 233-239.
LandOfFree
Digital circuit simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital circuit simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital circuit simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3511936