Digital broadcast receiver and signal level display method

Details Digital broadcast receiver and signal level display method Digital broadcast receiver and signal level display method

1997-06-19

1999-04-27

Tu, Trinh L.

Excavating

371 64, 371 671, G06F 1100

Patent

active

058986995

ABSTRACT:
In displaying an antenna level on a display device, a bit error rate is measured by comparing, by a comparator, output signals of a QPSK demodulator and signals obtained by error-correcting those output signals by an error correction circuit and then again adding error correction codes to error-corrected data by a re-encoding circuit. The gain of an AGC amplifier is controlled in accordance with a measured value of the bit error rate, and an antenna value corresponding to the measured value of the bit error rate is displayed on the display device.

REFERENCES:
patent: 4332029 (1982-05-01), Campbell et al.
patent: 4713810 (1987-12-01), Chum
patent: 4920543 (1990-04-01), Martin
patent: 5274674 (1993-12-01), Lafon
patent: 5581577 (1996-12-01), Abe

Affiliated with

Also associated with

Rating

Digital broadcast receiver and signal level display method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital broadcast receiver and signal level display method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital broadcast receiver and signal level display method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-690399