Coded data generation or conversion – Converter compensation
Reexamination Certificate
2008-04-04
2009-10-13
Williams, Howard (Department: 2819)
Coded data generation or conversion
Converter compensation
C341S162000
Reexamination Certificate
active
07602323
ABSTRACT:
The invention provides circuits and methods for estimating and correcting nonlinear error in analog to digital converters that is introduced by nonlinear circuit elements, for example one or more residue amplifiers in a pipelined analog to digital converter integrated circuit. In a preferred method of the invention, pseudo random calibration sequences are introduced into the digital signal to be converted by a flash digital to analog converter in one or more initial stages of the pipelined analog to digital converter circuit. A digital residue signal of the output of the one or more initial pipelined analog to digital converter stages is sampled. Intermodulation products of the pseudo random calibration sequences that are present in the digital residue signal are determined to estimate nonlinear error introduced by the residue amplifier in the one or more stages. A digital correction signal is provided to the output of the one or more stages to cancel estimated nonlinear error.
REFERENCES:
patent: 5047772 (1991-09-01), Ribner
patent: 6734818 (2004-05-01), Galton
patent: 6970125 (2005-11-01), Cesura et al.
patent: 2006/0227025 (2006-10-01), El-Sankary et al.
Jalil et al., A Nonlinearity Error Calibration Technique Based on an Opamp Distortion Modeling, IEEE Asia Pacific Conference on Circuits and Systems, 2008. Dec. 2008, pp. 806-809.
Murmann et al., Digital Domain Measurement and Cancellation of Residue Amplifier Nonlinearity in Pipelined ADC, IEEE Transactions on Circuits and Systems, vol. 6, No. 7, Dec. 2007, pp. 2504-2514.
Tsimbinos, J. et al., Improved Error Table Compensation of A/D converters using pseudo random calibration signals, Electronics Letters, vol. 30, No. 6, Mar. 1994, pp. 461-462.
Andrew M. Abo, et al., “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter”,IEEE J. of Solid-State Circuits, vol. 34, No. 5, May 1999, pp. 599-606.
Yun Chiu, et al., “Least Mean Square Adaptive Digital Background Calibration of Pipelined Analog-to-Digital Converters”,IEEE Transactions on Circuits And Systems-I: Regular Papers, vol. 51, No. 1, Jan. 2004, pp. 38-46.
Yun Chiu, et al., “A 1.8V 14b 10MS/s Pipelined ADC in 0.18μm CMOS with 99dB SFDR”,IEEE International Solid-State Circuits Conference, (2004).
Myung-Jun Choe, et al., “A 13-b 40-MSamples/s CMOS Pipelined Folding ADC with Background Offset Trimming”,IEEE Journal of Solid-State Circuits, vol. 35, No. 12, Dec. 2000, pp. 1781-1790.
William T. Colleran, et al., “A 10-b, 75-MHz Two-Stage Pipelined Bipolar A/D Converter”IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1187-1199.
Asaf Fishov, et al., “Segmented Mismatch-Shaping D/A conversion”,IEEE, 2002, pp. IV-679-IV-682.
Ian Galton, “Spectral Shaping of Circuit Errors in Digital-to-Analog Converters”,IEEE Transactions of Circuits And Systems-II: Analog And Digital Signal Processing, vol. 44, No. 10, Oct. 1997, pp. 808-817.
Ian Galton, “Digital Cancellation of D/A Converter Noise in Pipelined A/D Converters”,IEEE Transactions of Circuits And Systems-II: Analog And Digital Signal Processing, vol. 47, No. 3, Mar. 2000, pp. 185-196.
Carl R. Grace, et al., “A 12-bit 80-MSample/s Pipelined ADC With Bootstrapped Digital Calibration”,IEEE Journal of Solid-State Circuits, vol. 40, No. 5, May 2005, pp. 1038-1046.
Robert Jewett et al., “A 12b 128MSample/s ADC with 0.05LSEB DNL”,IEEE International Solid-State Circuits Conference, 1997, pp. 138-139, 443.
John P. Keane, et al., “Background Interstage Gain Calibration Technique for Pipelined ADCs”,IEEE Transactions on Circuits And Systems-I: Regular Papers, vol. 52, No. 1, Jan. 2005, pp. 32-43.
Stephen H. Lewis, et al., “A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter”,IEEE Journal of Solid-State Circuits, vol. SC-22, No. 6, Dec. 1987, pp. 954-961.
Jipeng Li, et al., “A 1.8-V 67-mW 10-bit 100-MS/s Pipelined ADC Using Time-Shifted CDS Technique”,IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1468-1476.
Hung-Chih Liu, et al., A 15-b 40-MS/s CMOS Pipelined Analog-to-Digital Converter With Digital Background Calibration,IEEE Journal of Solid-State Circuits, vol. 40, No. 5, May 2005, pp. 1047-1056.
Iuri Meher, et al., “A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC”,IEEE Journal of Solid-State Circuits, vol. 35, No. 3, Mar. 2000, pp. 318-325.
Boris Murmann, et al., “A 12-bit 75-MS/s Pipelined ADC Using Open-Loop Residue Amplification”,IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2040-2050.
K. Nair, et al., “A 96dB SFDR 50MS/s Digitally Enhanced CMOS Pipeline A/D Converter”,IEEE International Solid-State Circuits Conference, (2004).
Jong-Bum Park, et al., “A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D Converter With 400-MHz Input Bandwidth”,IEEE Journal of Solid-State Circuits, vol. 39, No. 8, Aug. 2004, pp. 1335-1337.
Seung-Tak Ryu, et al., “A 14-b Linear Capacitor Self-Trimming Pipelined ADC”,IEEE Journal of Solid-State Circuits, vol. 39, No. 11, Nov. 2004, pp. 2046-2051.
Larry Singer, et al., “A 12b 65MSample/s CMOS ADC with 82dB SFDR at 120MHz”,IEEE International Solid-State Circuits Conference, (2000).
F.J. Siragusa, et al., “Gain Error Correction Technique For Pipelined Analogue-To-Digital Convertors”,Electronic Letters, vol. 36, No. 7, Mar. 30, 2000, pp. 617-618.
Eric Siragusa, et al., “A Digitally Enhanced 1.8-V 15-bit 40-MSample/s CMOS Pipelined ADC”,IEEE Journal of Solid-State Circuits, vol. 39, No. 12, Dec. 2004, pp. 2126-2138.
Kazuya Sone, et al., “A 10-b 100-Msample/s Pipelined Subranging BiCMOS ADC”,IEEE Journal of Solid-State Circuits, vol. 28, No. 12, Dec. 1993, pp. 1180-1186.
Paul C. Yu, et al., “A 14b 40MSample/s Pipelined AOC with DFCA”,IEEE International Solid-State Conference, (2001), pp. 136-137, 439-440.
Alfio Zanchi et al., “A 16-bit 65-MS/s 3.3-V Pipeline ADC Core in SiGe BiCMOS With 78-dB SNR and 190-fs Jitter”,IEEE Journal of Solid-State Circuits, vol. 40, No. 6, Jun. 2005, pp. 1225-1237.
Galton Ian
Panigada Andrea
Greer Burns & Crain Ltd.
The Regents of the University of California
Williams Howard
LandOfFree
Digital background correction of nonlinear error ADC's does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital background correction of nonlinear error ADC's, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital background correction of nonlinear error ADC's will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4087622