Excavating
Patent
1996-04-12
1998-10-27
Chung, Phung M.
Excavating
371 48, G06F 1100, H03M 1300
Patent
active
058286780
ABSTRACT:
A resolving system for providing an output clock signal having an output clock frequency that is a predetermined rational multiple of a clock frequency of an input signal to the resolving system. In one embodiment, the resolving system includes a first counter that counts clock pulses of the input clock signal to provide a first value, a second counter that counts clock pulses of the output clock signal to provide a second value, a processor that computes a difference between a ratio of the second and first values with the predetermined rational multiple and generates an error signal based on the difference, and a direct digital synthesis unit that receives the error signal, and based on the error signal generates the output clock signal. In another embodiment, the resolving system, in the absence of an input signal, controls the direct digital synthesis unit to generate the output clock signal at a predetermined frequency.
REFERENCES:
patent: 4855683 (1989-08-01), Troudet et al.
patent: 4916403 (1990-04-01), Sudoh et al.
patent: 4975651 (1990-12-01), Hagiwara
patent: 5317283 (1994-05-01), Korhonen
patent: 5459435 (1995-10-01), Taki
International Search Report for for PCT/US97/06488, filed Apr. 11, 1997.
Digital Phase-Locked Loop with Jitter Bounded, S.M. Walters et al., IEEE Transactions on Circuits and Systems 36 (1989) Jul. No. 7, pp. 980-987.
Avid Technologies, Inc.
Chung Phung M.
LandOfFree
Digital audio resolving apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital audio resolving apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital audio resolving apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1619901