Digital architecture for reconfigurable computing in digital...

Details Digital architecture for reconfigurable computing in digital... Digital architecture for reconfigurable computing in digital...

2007-05-29

2007-05-29

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

C712S201000

Reexamination Certificate

active

10770122

ABSTRACT:
A digital embedded architecture, includes a microcontroller and a memory device, suitable for reconfigurable computing in digital signal processing and comprising: a processor, structured to implement a Very Long Instruction Word elaboration mode by a general purpose hardwired computational logic, and an additional data elaboration channel comprising a reconfigurable function unit based on a pipelined array of configurable look-up table based cells controlled by a special purpose control unit, thus easing the elaboration of critical kernels algorithms.

REFERENCES:
patent: 5648732 (1997-07-01), Duncan
patent: 5956518 (1999-09-01), DeHon et al.
patent: 5968161 (1999-10-01), Southgate
patent: 6026481 (2000-02-01), New et al.
patent: 6052773 (2000-04-01), DeHon et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6518965 (2003-02-01), Dye et al.
patent: 6901502 (2005-05-01), Yano et al.
patent: 2002/0083308 (2002-06-01), De Oliverira Kastrup Pereira et al.
Krishna V. Palem and Surendranath Talla; “Adaptive Explicitly Parallel Instruction Computing,” Proceedings of the 4th Australasian Computer Architecture Conference, Auckland, New Zealand, Jan. 18-21, 1999, pp. 61-73.
Ralph D. Wittig and Paul Chow, “OneChip: An FPGA Processor with Reconfigurable Logic,” University of Toronto, Department of Electrical and Computer Engineering, Toronto, Ontario, Canada; pp. 126-135, 1996 IEEE; 0-8186-7548-9/96.
Callahan, et al., “The Garp Architecture and C Compiler,”Configurable Conspiracy, University of California, Berkeley, 2000 IEEE, 0018-9162/00, pp. 6269, Apr. 2000.
Rahul Razdan and Michael D. Smith, “A High-Performance Microarchitecture and Hardware-Programmable Functional Units,” 1994 ACM 0-89791-707-/94/0011, pp. 172-180, March.
Zhi Alex Ye, et al., “CHIMAERA: A High-Performance Architecture with a Tightly-Coupled Reconfigurable Unit,” ISCA 2000 Vancouver BC Cananda, ACM 2000 1-58113-232-8/00/6, pp. 225-235.
Ricardo E. Gonzales, “Xtensa: A ConfigurablE and Extensible Processor,” IEEE Micro, Mar.-Apr. 2000, pp. 60-70; 0272-1732/00, 2000 IEEE.
Kastrup, et al., “ConCISe: A Compiler-Driven CPLD-Based Instruction Set Accellerator,”Philips Research Laboratories, date unknown.
S. Vassiliadis, et al, “The MOLEN ρμ-Coded Processor,” FPL 2001, LNCS 2147, pp. 275-285, 2001.
European Search Report, EP 03 42 5055, dated Nov. 2003.

Affiliated with

Also associated with

Rating

Digital architecture for reconfigurable computing in digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital architecture for reconfigurable computing in digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital architecture for reconfigurable computing in digital... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3724306