Patent
1987-10-07
1989-11-07
Clawson, Jr., Joseph E.
357 50, 357 90, 357 91, H01L 2702
Patent
active
048795836
ABSTRACT:
The present invention is a CMOS process for forming an N-channel device and a P-channel device on a doped substrate wherein an active region surrounded by field for the N-channel device is delineated to comprise a thin layer of oxide, a layer of nitride and a further layer of oxide. An active region surrounded by field for the P-channel device is delineated to comprise a thin layer of oxide and a layer of nitride. A well beneath the P-channel active region and the surrounding field region therefor is implanted. Then, the N-channel field is implanted. The oxide layer is removed from the N-channel active region and field oxide is grown for both channels while the well implant and the field implant are concurrently driven-in. The nitride layers are removed, and sacrificial oxide is grown and removed. Implanting is carried out for threshold adjust. The gate oxide is grown, and the gate electrodes of doped polysilicon are delineated for each channel. An activated source and drain is established for each channel. The crossover oxide is deposited, and metal contacts are established to each source and drain and to the gate polysilicon through the crossover oxide.
REFERENCES:
patent: 4716451 (1987-12-01), Hsu
Caldwell Wilfred G.
Clawson Jr. Joseph E.
Hamann H. Fredrick
Montanye George A.
Rockwell International Corporation
LandOfFree
Diffused field CMOS-bulk process and CMOS transistors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Diffused field CMOS-bulk process and CMOS transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Diffused field CMOS-bulk process and CMOS transistors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-86023