Wave transmission lines and networks – Plural channel systems – With balanced circuits
Reexamination Certificate
2005-06-29
2011-11-22
Lee, Benny (Department: 2817)
Wave transmission lines and networks
Plural channel systems
With balanced circuits
C333S08100R, C333S005000
Reexamination Certificate
active
08063713
ABSTRACT:
Designs and techniques for transmitting electrical signals via transmission lines on integrated circuits without distortion and at the speed of light. In one implementation, one or more leakage resistors are connected between the two conductor wires of a transmission line.
REFERENCES:
patent: 2459857 (1949-01-01), Watts, Jr.
patent: 5304856 (1994-04-01), Rainal
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5334800 (1994-08-01), Kenney
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5467291 (1995-11-01), Fan et al.
patent: 5517487 (1996-05-01), Fridland et al.
patent: 5694052 (1997-12-01), Sawai et al.
patent: 5790415 (1998-08-01), Pullela et al.
patent: 5805030 (1998-09-01), Dhuey et al.
patent: 5888875 (1999-03-01), Lasky
patent: 6141676 (2000-10-01), Ramirez-Angulo et al.
patent: 6308300 (2001-10-01), Bushnell et al.
patent: 6557148 (2003-04-01), Nishida et al.
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6662149 (2003-12-01), Devgan et al.
patent: 6665849 (2003-12-01), Meuris et al.
patent: 6677832 (2004-01-01), Guinn et al.
patent: 2002/0131135 (2002-09-01), Chow et al.
patent: 2003/0065965 (2003-04-01), Korobkov
patent: 2003/0075765 (2003-04-01), Ohnakado et al.
patent: 2003/0200071 (2003-10-01), Zhang et al.
patent: 2003/0204828 (2003-10-01), Iwanishi
patent: 2004/0008096 (2004-01-01), Liu et al.
patent: 2004/0044510 (2004-03-01), Zolotov et al.
patent: 2004/0196112 (2004-10-01), Welbon et al.
patent: 2005/0076318 (2005-04-01), Croix et al.
patent: 2005/0096888 (2005-05-01), Ismail
patent: 2005/0102124 (2005-05-01), Root et al.
patent: WO 2007/005005 (2007-01-01), None
Acar et al., “TETA: Transistor Level Waveform Evaluation for Timing Analysis,” IEEE Trans. on Computer-Aided Design, vol. 21, No. 5, (May 2002).
Beattie, M., et al., “IC Analyses Including Extracted Inductance Models” Proceedings of the 36thACM/IEEE conference on Design automation. Jun. 21-25, 1999, pp. 915-920 (6 pages). New Orleans, LA, USA.
Blaauw, D., et al., “Design and Analysis of Power Distribution Networks,” Design of high-performance microprocessor circuits, Chapter 24, pp. 499-521, IEEE Press 2001 by the Institute of Electrical and Electronics Engineers, Inc., 3 Park Avenue, 17thFloor, New York, NY, USA.
Black, J.R., “Electromigration Failure Modes in Aluminum Metalization for Semiconductor Devices,” Proc. IEEE, pp. 1587-1594, (2003).
Bobba et al., “IC power distribution challenges,” IEEE/ACM International Conference on Computer Aided Design, pp. 643-650, (2001).
Brandt, A., “Multi-level adaptive solutions to boundary value problems,” Math. Comput., 31:333-390 (1977).
Cao et al., “HiPRIME: Hierarchical and Passivity Reserved Interconnect Macromodeling Engine for RLKC Power Delivery,” IEEE/ACM Design Automation Conference, pp. 379-384, (2002).
Chen, H., et al., “Interconnect and circuit modeling techniques for full-chip power supply noise analysis,” IEEE Transactions on Components, Packaging, and Manufactured Technology, Part B, vol. 21, No. 3, pp. 209-215, Aug. 1998.
Chen, H., et al., “Surfliner: a distortionless electrical signaling scheme for speed of light on-chip communications,” Proceedings of the 2005 International Conference on Computer Design (ICCD '05), 6 pages, (2005).
Chen, T., et al., “Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods,” Proc. 38thDesign Automation Conf. (IEEE Cat. No. 01CH37232), ACM, New York, NY, USA, pp. 559-562, Jun. 2001.
Dally, W., “More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines,” EE273 Lecture 3 (10 pages). Sep. 30, 1998, Computer Systems Laboratory, Stanford University.
De Geus, A.J., “SPECS: simulation program for electronic circuits and systems.” in Proceedings of the International Symposium on Circuits and Systems, pp. 534-537, May 7-10, 1984. Queen Elizabeth Hotel, Montreal, Canada.
Devgan, A., et al, “How to Efficiently Capture On-Chip Inductance Effect: Introducing a New Circuit Element K,” Proc. ICCAD 2000, pp. 150-155 (Nov. 2000).
Devgan, A., et al., “Adaptively Controlled Explicit Simulation.” IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. CAD-13(6), pp. 746-762, Jun. 1994.
Feldmann, P., et al., “Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm,” Proceedings of 32ndDAC, pp. 474-479, 1995. San Francisco, California. ISBN:0-89791-725-1.
Gala, K., et al., “On Chip Inductance Modeling and Analysis,” pp. 63-68. Inductance Models, DAC, Jun. 2000. Los Angeles, California.
He, L., et al., “An Efficient Inductance Modeling for Onchip Interconnects,” CICC, May 1999, pp. 457-460. Town and Country Hotel, San Diego, California.
International Search Report and Written Opinion dated Jun. 2, 2006, for PCT/US05/20369, international filed Jun. 8, 2005 (9 pages).
Katopis, G.A., “Delta-I Noise Specification for a High-performance Computing Machine,” Proc. of the IEEE, vol. 73, pp. 1450-1415, (1985). [Meditech, “Correction to: Katopis, G.A., ‘Delta-I Noise Specification for a High-performance Computing Machine,’ Proc. of the IEEE, vol. 73, pp. 1450-1415, (1985),” Proceedings of the IEEE 70(12): 1864 (Dec. 1985) attached following Katopis article].
Kerns, K.J., et al, “Stable and efficient reduction of substrate model networks using congruence transforms,” Proceedings of ICCAD, pp. 207-214, 1995. San Jose, California.
Kozhaya et al., “A multigrid-like technique for power grid analysis,” IEEE Transactions on Computer-Aided Design of Integrated Circuits, vol. 21, Issue 10, pp. 1148-1160, Oct. 2002.
Kozhaya et al., “Multigrid-like technique for power grid analysis,” IEEE/ACM International Conference on Computer Aided Design, 2001, pp. 480-487. Nov. 4-8, 2001. San Jose, California.
La Scala et al., “A relaxation type multigrid parallel algorithm for power system transient stability analysis,” IEEE International Symposium on Circuits and Systems, May 8-11, 1989. Portland, Oregon, vol. 3, pp. 1954-1957.
La Scala, M., et al., “Relaxation/Newton methods for concurrent time step solution of differential-algebraic equations in power system dynamic simulations,” IEEE Transactions on Circuits and Systems 1: Fundamental Theory and Applications, vol. 40, Issue 5, pp. 317-330, (May 1993).
Lahaye, D., et al., “Algebraic Multigrid for Complex Symmetric Systems,” IEEE Transactions on Magnetics, 36(4): 1535-1538, Jul. 2000. Published by IEEE Service Center, New York, NY, USA.
Lee, Y., et al., “Power Grid Transient Simulation in Linear Time Based on Transmission-Line-Modeling Alternating-Direction-Implicit Method,” IEEE/ACM International Conference on Computer Aided Design, pp. 75-80, (2001).
Lee, Y.M., et al., “The power grid transient simulation in linear time on 3D alternating-direction-implicit method,” Proceedings of the Design, Automation and Test in Europe Conference and Exhibition. pp. 1020-1025, (2003).
Lelarasmee, E., et al., “The Waveform relaxation method for the time-domain analysis of large scale integrated circuits.” IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. CAD-1(3), pp. 131-145, Jul. 1982.
Li, Z., et al., “SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects,” pp. 793-799, ICCAD 2003. San Jose, California.
Lin, S., “Stepwise equivalent conductance of circuit simulation.” IEEE Transactions on Computer-Aided Design of ICs and Systems, vol. CAD-12(5), pp. 672-683, May 1993.
Lin, S., et al., “Challenges in Power-Ground Integrity,” IEEE/ACM International Conference on Computer Aided Design, pp. 651-654, (2001).
Lin, S., et al., “Transient simulation of lossy interconnects based on the recursive convolution formulati
Chen Hongyu
Cheng Chung-Kuan
Lee Benny
Perkins Coie LLP
The Regents of the University of California
LandOfFree
Differential transmission line having a plurality of leakage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential transmission line having a plurality of leakage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential transmission line having a plurality of leakage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4300914