Differential stage that provides minimal offset between inputs

Details Differential stage that provides minimal offset between inputs Differential stage that provides minimal offset between inputs

1993-08-02

1994-07-05

Sikes, William L.

Amplifiers

With semiconductor amplifying device

Including differential amplifier

330252, 330 9, 307493, 307494, H03F 345, H03G 310

Patent

active

053270991

ABSTRACT:
A differential stage that provides minimal offset between its differential inputs includes first and second transistor sets and first and second buffering elements. Each transistor of the first and second transistor sets includes an input terminal, a common terminal, and an output terminal. The differential inputs are provided by the input terminals of the transistors in the second transistor set via the second buffering element. An output of the differential stage is provided by the coupling between the first and second buffering elements.

REFERENCES:
patent: 4868517 (1989-09-01), Waldhauer et al.
A Monolithic Analog Compandor, Craig C. Todd IEEE Journal of Solid-State Circuits, vol. SC-11, No. 6, Dec. 1976.

Affiliated with

Also associated with

Rating

Differential stage that provides minimal offset between inputs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential stage that provides minimal offset between inputs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential stage that provides minimal offset between inputs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-798590