Differential sample-and-hold circuit

Details Differential sample-and-hold circuit Differential sample-and-hold circuit

1980-01-17

1983-01-25

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

328151, G11C 2702

Patent

active

043705723

ABSTRACT:
A high-speed sample-and-hold circuit well suited for fabrication in monolithic form, the circuit including a pair of capacitors used to track a differential analog signal, and at least two switches for connecting the analog signal to the capacitors in a tracking mode, and for isolating the capacitors from the analog signal in a hold mode. In a preferred embodiment of the invention, the switches are diodes and each capacitor is driven differentially through a separate pair of diodes, which are forward-biased in the tracking mode and reverse-biased in the hold mode. Additional circuitry is provided to compensate for variations in characteristics of the diodes due to temperature changes. Furthermore, the effects of capacitive coupling through the diodes in the hold mode are minimized by disconnecting the analog input signal and substituting a signal derived from the held signal stored in the capacitors.

REFERENCES:
patent: 3671783 (1972-06-01), Hampel et al.
patent: 3696305 (1972-10-01), Mitchell et al.
patent: 3851260 (1974-11-01), Colin

Affiliated with

Also associated with

Rating

Differential sample-and-hold circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential sample-and-hold circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential sample-and-hold circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1625594