Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2011-03-01
2011-03-01
Nguyen, Linh V (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S158000, C341S161000, C341S162000, C330S252000, C330S253000, C330S258000
Reexamination Certificate
active
07898449
ABSTRACT:
A telescopic differential operational amplifier circuit for use in a pipelined A/D converter is provided with two auxiliary differential amplifiers connected to two cascode circuits, each including cascode-connected first to fourth transistors. During the sampling phase, first and second switches are turned on to apply a predetermined bias voltage to the gates of first and fourth transistors, and the input terminal of the differential operational amplifier circuit is set to a common mode voltage. During the hold phase, the first and second switches are turned off so that a voltage of each of the gates of the first and fourth transistors change to follow an input signal inputted via the input terminal with coupling capacitors operating as a level shifter of the input signal. Then the differential operational amplifier circuit performs push-pull operation operative only in a transconductance drive region, and is prevented from operating in a slewing region.
REFERENCES:
patent: 5442318 (1995-08-01), Badyal et al.
patent: 5748040 (1998-05-01), Leung
patent: 5838199 (1998-11-01), Nakamura
patent: 5847607 (1998-12-01), Lewicki et al.
patent: 6259313 (2001-07-01), Lewicki
patent: 6462695 (2002-10-01), Ahuja et al.
patent: 6486820 (2002-11-01), Allworth et al.
patent: 6756928 (2004-06-01), Kawahito et al.
patent: 6972706 (2005-12-01), Snoeijs
patent: 7113039 (2006-09-01), Zanchi
patent: 7138866 (2006-11-01), Etoh
patent: 7148832 (2006-12-01), Wada et al.
patent: 7265621 (2007-09-01), Min
patent: 7265703 (2007-09-01), Sasaki et al.
patent: 7397306 (2008-07-01), Sutardja
patent: 2005/0162232 (2005-07-01), Etoh
patent: 3597812 (2004-09-01), None
patent: 2005-210635 (2005-08-01), None
patent: 2007-274631 (2007-10-01), None
Carl R. Grace et al., “A 12b 80MS/s Pipelined ADC with Bootstrapped Digital Calibration”, 2004 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, No. 25.5, pp. 460-461, Feb. 2004.
Boris Murmann et al., “A 12-bit 75-MS/s Pipelined ADC Using Open-Loop Residue amplification”, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, pp. 2040-2050, Dec. 2003.
Echere Iroaga et al., “A 12b, 75 MS/s Pipelined ADC Using Incomplete Settling”, 2006 Symposium on VLSI Circuits Digest of Technical Papers, pp. 274-275, Jun. 2006.
Echere Iroaga et al., “A 12-Bit 75-MS/s Pipelined ADC Using Incomplete Settling”, IEEE Journal of Solid-State Circuits, vol. 42, No. 4, Apr. 2007.
Olaf Stroeble et al., “An 80 MHz 10b Pipeline ADC with Dynamic Range Doubling and Dynamic Reference Selection”, 2004 IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, No. 25.6, pp. 462-463, Feb. 2004.
Honda Kazutaka
Kawahito Shoji
Kurauchi Akira
Mashiko Koichiro
Shimizu Yasuhide
Nguyen Linh V
Semiconductor Technology Academic Research Center
Wenderoth , Lind & Ponack, L.L.P.
LandOfFree
Differential operational amplifier circuit correcting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential operational amplifier circuit correcting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential operational amplifier circuit correcting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2779805