Differential negative resistance HBT and process for...

Active solid-state devices (e.g. – transistors – solid-state diode – Heterojunction device – Bipolar transistor

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S198000, C257S586000, C257S587000, C257S592000, C438S312000, C438S316000

Reexamination Certificate

active

06528828

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to a semiconductor device and, more particularly, to a differential negative resistance element and a process for fabricating the differential negative resistance element.
DESCRIPTION OF THE RELATED ART
It has been proposed to modulate the base resistance of a bipolar transistor with the collector voltage. The bipolar transistor exhibits the collector current-to-collector voltage characteristics on the basis of the differential negative resistance. Such a differential negative resistance device and a process for fabricating the device are disclosed by Y. H. Wang et al. in “Demonstration of high Peak-to- Valley Current Ratio in an N-P-N AlGaAs/GaAs Structure”, J. Appl. Phys., vol. 73, pages 7990.
The structure of the prior art differential negative resistance device is shown in FIG.
1
. The prior art differential negative resistance device comprises a substrate
1
, a collector layer
2
of one conductivity type, a base layer
3
of the opposite conductivity type and an emitter layer
4
of the one conductivity type. The substrate
1
is formed of heavily-doped n-type GaAs. The collector layer
2
is formed of lightly doped n-type GaAs, which is grown on the upper surface of the substrate
1
. The base layer
3
is formed of heavily doped p-type GaAs, which is grown on a predetermined area of the upper surface of the collector layer
2
. The emitter layer
4
is formed of n-type Al—GaAs, which is grown on the upper surface of the base layer
3
.
The prior art differential negative resistance element further comprises a collector electrode
5
, a base electrode
6
, an emitter electrode
7
and a heavily doped p-type region
12
. The collector electrode
5
is formed of AuGe/Au alloy, and is held in contact with the lower surface of the substrate
1
. The heavily doped p-type region
12
is formed in a surface portion of the collector layer
2
, and laterally extends to the predetermined area of the collector layer
2
under the base layer
3
. The base electrode
6
is formed of AuZn/Au alloy, and is held in contact with the heavily doped p-type region
12
. The emitter electrode
7
is formed of AuGe/Au alloy, and is held in contact with the upper surface of the emitter layer
4
.
The emitter electrode is connected to the ground, and a positive constant voltage is applied to the base electrode
6
. The collector electrode
5
is swept from zero volt to a certain positive voltage. The surface portion of the collector layer
2
is inverted to the p-type, and the inverted layer serves as a p-type channel for the holes. While the collector voltage is varied in a relatively small voltage range, the base electrode
6
is electrically connected to the base layer
3
through the p-type channel region, and the base current flows between the base electrode
6
and the base layer
3
. The base current gives rise to the bipolar transistor action, and the collector current flows.
The collector voltage is increased. The p-type channel in the surface portion of the collector layer
2
is reduced, and the p-type channel is increased in resistance. Accordingly, the base current is reduced, and the collector current is reduced together with the base current. This results in the differential negative resistance.
The collector voltage is further increased. The p-type channel is perfectly eliminated from the surface portion of the collector layer
2
, and the base electrode
6
is changed to the open-state. As a result, the collector current does not flow. The peak current and the valley current under the differential negative resistance are corresponding to the on-current and the off-current in a standard bipolar transistor, and the ratio between the peak current and the valley current, i.e., the on/off ratio is much larger than that of the standard bipolar transistor.
Description is hereinbelow made on the process for fabricating the prior art differential negative resistance element. First, the substrate
1
of heavily doped n-type GaAs is prepared. The substrate
1
is placed in a reaction chamber of a molecular beam epitaxial growing system, and the lightly doped n-type GaAs, the heavily doped p-type GaAs and the n-type Al
0.3
Ga
0.7
As are successively grown on the heavily doped n-type GaAs substrate
1
. The lightly doped n-type GaAs is doped with silicon of the order of 5×10
16
cm
−3
, and is grown to 500 nanometers thick for the collector layer
2
. The heavily doped p-type GaAs is doped with beryllium of the order of 5×10
18
cm
−3
, and is grown to 200 nanometers thick for the base layer
3
. The n-type Al
0.3
Ga
0.7
As is doped with silicon of the order of 5×10
17
cm
−3
, and serves as the emitter layer
4
.
Subsequently, the n-type Al
0.3
Ga
0.7
As layer and the heavily doped p-type GaAs layer are partially etched away so as to leave the base layer
3
and the emitter layer
4
on and over the predetermined area of the upper surface of the collector layer
2
. When the etching is completed, the other area of the upper surface of the collector layer
2
is exposed. Au-Zn alloy is evaporated onto the exposed surface of the collector layer
2
, and the base electrode
6
is formed on the exposed surface of the collector layer
2
. Thereafter, the resultant structure is treated with heat at 450 degrees in centigrade. While the resultant structure is being treated with heat, Zn is diffused from the base electrode
6
into the surface portion of the collector layer
2
, and forms the heavily doped p-type region
12
in the collector layer
2
. The diffused Zn serves as the acceptor, and makes the surface portion of the collector layer
2
serve as the p-type channel. Finally, AuGe/Au is evaporated onto the lower surface of the substrate
1
and the upper surface of the emitter layer
4
, and forms the collector electrode
5
and the emitter electrode
7
on the lower surface of the substrate
1
and the upper surface of the emitter layer
4
, respectively.
As described hereinbefore, the p-type channel between the base electrode
6
and the base layer
3
is controlled with the collector voltage, and needs satisfying the following two requirements, which are contrary to each other. The first requirement is that the p-type channel extends from the region under the base electrode
6
to the region under the base layer
3
. The second requirement is that the p-type channel is thin enough to control. However, it is difficult to satisfy both of the first and second requirements concurrently.
The p-type channel is formed by Zn, which was diffused from the base electrode
6
, and the base electrode
6
is laterally spaced from the base layer
3
. If the heat treatment is continued for a long time, Zn can reach the region under the base layer
3
. However, Zn is also diffused in the direction of depth during the heat treatment, and makes the p-type channel thick. The thick p-type channel is hardly controlled with the collector voltage. On the other hand, if the heat treatment is shortened, the p-type channel is made to be thin. However, Zn does not reach the region under the base layer
3
. In the circumstances, it is necessary for the manufacturer to locate the base electrode
6
at the optimum position on the collector layer
2
, and the diffusion is strictly controlled for satisfying the two requirements. For this reason, the p-type channel is not reproducible. This is the first problem inherent in the prior art differential negative resistance element.
Another problem is a relatively small ratio between the peak current and the valley current. This is because of the fact that the boundary between the collector layer
2
and the p-type channel is gentle, i.e., not sharp. The collector voltage can not sharply modulate the channel resistance, and the ratio is relatively small.
SUMMARY OF THE INVENTION
It is therefore an important object of the present invention to provide a differential negative resistance element, which achieves a large ratio between the peak current and the valley current.
It is also an importan

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Differential negative resistance HBT and process for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential negative resistance HBT and process for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential negative resistance HBT and process for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3018169

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.