Differential, low voltage swing reducer

Details Differential, low voltage swing reducer Differential, low voltage swing reducer

1999-12-23

2004-05-04

Malzahn, David H. (Department: 2124)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

06732136

ABSTRACT:

BACKGROUND
1. Field
An embodiment of the present invention relates to the field of integrated circuits and, more particularly to a low voltage swing reducer circuit such as a 3 to 2 reducer.
2. Discussion of Related Art
Reducer circuits reduce a first number of input signals to a second smaller number of output signals. 3 to 2 reducer circuits, for example, receive three vectors, perform a local bit wise sum and carry generation, and provide the resulting SUM and CARRY vectors as outputs. Typically, if each of the input vectors is a 32-bit vector, for example, 32 3 to 2 reducer circuits are used to perform the reduction and produce the resulting SUM and CARRY vectors. Thus, a 3 to 2 reducer that receives input vectors X, Y and Z operates according to the following equations:
SUM(
i
)=
X
(
i
)
X
OR
Y
(
i
)
X
OR
Z
(
i
)
CARRY(
i
)=
X
(
i
)*
Y
(
i
)+
Y
(
i
)*
Z
(
i
)+
X
(
i
)*
Z
(
i
)
where i is the particular bit of the vector being evaluated, ‘+’ indicates a logical OR function and ‘*’ indicates a logical AND function.
Reducer circuits are widely used in digital design to reduce the number of vectors to be added. Where many vectors are to be added, multiple 3 to 2 reducer circuits, for example, may be cascaded. To cascade two 3 to 2 reducers, the CARRY output of a first 3 to 2 reducer is left-shifted and provided as an input to a second 3 to 2 reducer. The SUM output of the first 3 to 2 reducer and a new vector are also provided to the second 3 to 2 reducer. The second 3 to 2 reducer then produces SUM and CARRY output signals based on the input vectors.
Prior 3 to 2 reducer circuits have typically been implemented in static complementary metal oxide semiconductor (CMOS) logic. As shown in
FIG. 6
, a typical static CMOS implementation uses at least two stages (because the XOR function is not straightforward in static CMOS) and thus, may involve multiple gate delays. Where multiple 3 to 2 reducers are cascaded, with the high-speed requirements of today's integrated circuit devices, such a delay may be unacceptable. Further, static CMOS logic may consume an undesirable amount of area and power.
Additionally, if the input vectors to either single or cascaded 3 to 2 reducers arrive at different times, the design may become unduly complicated.
SUMMARY OF THE INVENTION
In accordance with one aspect of the invention, an apparatus includes a first number of input terminals including at least two input terminals coupled to receive a differential, small swing signal. A reducer circuit to generate differential, small swing sum and carry output signals based on data received via the input terminals is also included.


REFERENCES:
patent: 5491653 (1996-02-01), Taborn et al.
patent: 5568069 (1996-10-01), Wai
patent: 5615140 (1997-03-01), Ishikawa
patent: 6308195 (2001-10-01), Hirase et al.
patent: 6345286 (2002-02-01), Dhong et al.
patent: 6405298 (2002-06-01), Zeng
patent: 0 653 702 (1995-05-01), None
patent: PCT/US00/42397 (2000-09-01), None
Kazuo, Yano et al: “A 3.8-NS CMOS 16×16-B Multiplier Using Complementary Pass-Transistor Logic”, IEEE Journal of Solid-State Circuits, IEEE Inc. New York, US, vol. 25, No. 2, Apr. 1, 1990. pp. 388-395.
Fuse, T. et al: “An Ultra Low Voltage SOI CMOS Pass-Gate Logic”, IEICE Transactions on Electronics, Institute of Electronics Information and Comm. Eng. Tokyo, FP, vol. E80-C, No. 3, Mar. 1, 1997, pp. 472-477, XP000751697, ISSN: 0916-8524, figure 3A.
Cheng, et al: “A suggestion for low-power current-sensing complementary pass-transistor logic interconnection” 1997 ISCAS, Jun. 1997, pp. 1948-1951, XP002179278, Hong Kong, figures 9, 10.

Affiliated with

Also associated with

Rating

Differential, low voltage swing reducer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Differential, low voltage swing reducer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential, low voltage swing reducer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3197177